Patent US2531441A successfully refreshed from Google Patents.
Patent US4393368A successfully refreshed from Google Patents.
US4393368A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Multithreshold A/D converter utilizing error amplifiers
Assignee: Motorola Solutions Inc
•
Filing: 1980-05-16
•
Granted: 1983-07-12
•
Expires: 2000-05-16
Abstract
Abstract A multithreshold A/D converter utilizes a plurality of error amplifiers interspersed in a primary quantizing stage for selectively deriving a signal to be quantized in a secondary stage. Because the plurality of error amplifiers is interspersed among comparators normally found in multithreshold A/D converters, each error amplifier need have a dynamic range only sufficient to amplify signals equivalent to the difference between two adjacent voltage reference level steps. Further, by maintaining each of said plurality of error amplifiers active at all times the output signal selected for quantizing in the secondary stage is available at the instant the selection is made.
Inventors
- 👤 Erling E. Rasmussen
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 23:16
CPC Classifications
H; H03; H03M; H03M1/00; H03M1/12; H03M1/14; H03M1/16
Claims Analysis
Total Claims: 21
Claim 1
Independent Claim
85 words
A multithreshold A/D converter comprising: a plurality of primary comparison means each for comparing a selected threshold reference voltage level with a given analog input signal level; and a plurality of error amplifiers each of said error amplifiers coupled to a threshold reference voltage level intermediate those threshold reference levels utilized by adjacent pairs of said plurality of comparison means, a selected one of said error amplifiers outputting a signal differential of said intermediate threshold reference voltage level and said given analog input signal level.
Claim 2
Dependent Claim
85 words
A multithreshold A/D converter comprising: a plurality of primary comparison means each for comparing a selected threshold reference voltage level with a given analog input signal level; and a plurality of error amplifiers each of said error amplifiers coupled to a threshold reference voltage level intermediate those threshold reference levels utilized by adjacent pairs of said plurality of comparison means, a selected one of said error amplifiers outputting a signal differential of said intermediate threshold reference voltage level and said given analog input signal level.
Claim 3
Dependent Claim
38 words
The A/D converter of claim 1 wherein said plurality of error amplifiers each comprise monolithically fabricated integrated circuits whereby each error amplifier is matched with and identical to every other error amplifier in said plurality of error amplifiers.
Claim 4
Dependent Claim
39 words
The A/D converter of claim 2 further comprising a plurality of secondary comparison means each for comparing a third selected threshold reference voltage level with the signal differential output by a selected one of said plurality of error amplifiers.
Claim 5
Dependent Claim
83 words
The A/D converter of claims 1 or 2 wherein each of said plurality of comparison means comprises a comparator having clocked differential outputs said comparators further comprising: first and second input ports, first and second output ports and first and second clock ports; means for coupling said first input port of each of said comparators to a source of analog signals; and means for coupling a respective one of each of said second input ports to a respective, selected threshold voltage reference level.
Claim 6
Dependent Claim
71 words
The A/D converter of claim 4 said comparators further comprising: a plurality of logic gates; and means for clocking the outputs of adjacent ones of said comparators through a selected one of said plurality of logic gates such that the second output port of a first of said comparators is coupled to the first output of a second of said comparators through said selected one of said plurality of logic gates.
Claim 7
Dependent Claim
118 words
The A/D converter of claim 4 wherein said comparators further comprise: replica amplifier means for outputting at said first and second output ports respectively an amplified replica of signals input at said first and second input ports respectively when a clock signal is input to said first clock input port; and logic level generating means coupled to said output ports for regenerating said replica signals into at least one of a logic ONE and a logic ZERO state at said first and second output ports when a clock signal is input at said second clock input port said logic state being determined by the relative potential difference of the signals input at said first and second input ports.
Claim 8
Dependent Claim
22 words
The A/D converter of claim 6 wherein said means for outputting an amplified replica of said signals is a non-linear, limiting amplifier.
Claim 9
Dependent Claim
25 words
The A/D converter of claim 6 wherein said means for outputting an amplified replica of said signals is a differential amplifier having common mode rejection.
Claim 10
Dependent Claim
50 words
The A/D converter of claim 6 wherein said means for regenerating said signals comprises at least a pair of amplifying devices coupled to said first and second output ports with positive feedback to act regeneratively upon the signals at said output ports when clocked at said second clock input port.
Claim 11
Dependent Claim
50 words
The A/D converter of claim 7 wherein said means for regenerating said signals comprises at least a pair of amplifying devices coupled to said first and second output ports with positive feedback to act regeneratively upon the signals at said output ports when clocked at said second clock input port.
Claim 12
Dependent Claim
46 words
The A/D converter of claim 10 wherein said pair of amplifying devices comprise two transistors connected each with the base of one to the collector of the other to provide positive feedback to said output port signals coupled to the respective bases of said two transistors.
Claim 13
Dependent Claim
46 words
The A/D converter of claim 9 wherein said pair of amplifying devices comprise two transistors connected each with the base of one to the collector of the other to provide positive feedback to said output port signals coupled to the respective bases of said two transistors.
Claim 14
Dependent Claim
13 words
The A/D converter of claim 5 wherein said logic gates comprise AND gates.
Claim 15
Dependent Claim
13 words
The A/D conveter of claim 5 wherein said logic gate comprise OR gates.
Claim 16
Dependent Claim
25 words
The A/D converter of claim 5 wherein said logic gates further comprise means for selecting one of said error amplifiers for outputting said signal differential.
Claim 17
Dependent Claim
35 words
The A/D converter of claim 3 further comprising means for selecting said one of said error amplifiers outputting a signal differential of said intermediate threshold reference voltage level and said given analog input signal level.
Claim 18
Dependent Claim
45 words
The A/D converter of claim 16 wherein said means for selecting said one of said error amplifiers comprises output direction means for selectively directing the individual outputs of said error amplifiers to at least one of a first signal sink and a second signal sink.
Claim 19
Dependent Claim
18 words
The A/D converter of claim 17 wherein said first signal sink comprises said plurality of secondary comparison means.
Claim 20
Dependent Claim
15 words
The A/D converter of claim 17 wherein said second signal sink comprises a ground reference.
Claim 21
Dependent Claim
59 words
The A/D converter of claim 17 wherein said output direction means comprises switch means for selectively switching the individual outputs of said error amplifiers to at least one of said first signal sink and said second signal sink said error amplifiers remaining active to provide output to the selected sink at the instant said switch means are selectively switched.
References Cited (Backward Citations)
US3688221A
Cited
US3860952A
Cited
US3860952B1
Cited
US3860952B2
Cited
US4083043A
Cited
US4214232A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1986-07-11 | 1987-01-10 | 1987-07-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1990-07-11 | 1991-01-10 | 1991-07-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1994-07-11 | 1995-01-10 | 1995-07-12 | $7700.00 | Window Closed / Lapsed |