US4384323A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Store group bus allocation system
Assignee: NCR Voyix Corp
•
Filing: 1980-02-25
•
Granted: 1983-05-17
•
Expires: 2000-02-25
Abstract
Abstract Store group circuits (102a,b,c or 202a,b,c) in fixed priority bus allocation arrangements eliminate lockouts and reduce delays for devices (101a,b,c) requesting access to a shared resource such as a data bus. The store group circuit stores (111 or 205-1 through 205-3) all access requests (REQA, REQB, REQC) from the devices present at a time instant, inhibits (110 or 210 ) storage of subsequent requests until each device associated with a stored request is granted access (GRANTA, GRANTB, GRANTC), and removes from storage each request associated with a device which has been granted access. Arbitration is performed among the stored requests using existing arbiters (103) in the fixed priority bus allocation arrangement. Bus access is guaranteed for devices whose requests are stored in the store group circuit thereby eliminating lockouts.
Inventors
- 👤 Sudhir R. Ahuja
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 10:58
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/14; G06F13/16; G06F13/18; G06F13/36; G06F13/362; G06F13/364
Claims Analysis
Total Claims: 2
Claim 1
Independent Claim
378 words
A store group resource allocation arrangement distributed among a plurality of devices for systematically controlling access of the devices to a common resource, the arrangement including means (101a), included in each of said devices, for generating a request signal (REQA), store group circuit means (202a), associated with each of said devices, responsive to the request signal for storing the request signal and for generating an arbitration enabling signal (ENABLA), and an arbiter (103) responsive to the arbitration enabling signal for generating a corresponding access grant signal (GRANTA) according to a prescribed criterion, the arrangement characterized by, a source of a clock signal having first and second states, and the store group circuit means associated with each of said devices being comprised of first memory means jointly responsive to the request signal and the clock signal for storing the request signal at a time instant corresponding to the coincidence of the presence of the request signal and the clock signal changing from the first state to the second state and for generating a first memory element output signal (EA-1) upon storage of the request signal in the first memory means, and second memory means jointly responsive to the request signal and the clock signal for storing the request signal at a time instant corresponding to the coincidence of the presence of the request signal and the clock signal changing from the first state to the second state and for generating a second memory element output signal (EA-2) upon storage of the request signal in the second memory means, the store group circuit means associated with each of said devices being further comprised of means responsive to the first and second memory element output signals from the store group circuit means associated with each device of the plurality of said devices for steering the request signal to the first memory means if no request signal is stored therein, and, alternatively, to the second memory means if a request signal is stored in the first memory means, and means (213) responsive to the first and second memory element output signals from the store group circuit means associated with each device of the plurality of said devices for selecting the first or second memory element output signal for transmission to the arbiter.
Claim 2
Dependent Claim
378 words
A store group resource allocation arrangement distributed among a plurality of devices for systematically controlling access of the devices to a common resource, the arrangement including means (101a), included in each of said devices, for generating a request signal (REQA), store group circuit means (202a), associated with each of said devices, responsive to the request signal for storing the request signal and for generating an arbitration enabling signal (ENABLA), and an arbiter (103) responsive to the arbitration enabling signal for generating a corresponding access grant signal (GRANTA) according to a prescribed criterion, the arrangement characterized by, a source of a clock signal having first and second states, and the store group circuit means associated with each of said devices being comprised of first memory means jointly responsive to the request signal and the clock signal for storing the request signal at a time instant corresponding to the coincidence of the presence of the request signal and the clock signal changing from the first state to the second state and for generating a first memory element output signal (EA-1) upon storage of the request signal in the first memory means, and second memory means jointly responsive to the request signal and the clock signal for storing the request signal at a time instant corresponding to the coincidence of the presence of the request signal and the clock signal changing from the first state to the second state and for generating a second memory element output signal (EA-2) upon storage of the request signal in the second memory means, the store group circuit means associated with each of said devices being further comprised of means responsive to the first and second memory element output signals from the store group circuit means associated with each device of the plurality of said devices for steering the request signal to the first memory means if no request signal is stored therein, and, alternatively, to the second memory means if a request signal is stored in the first memory means, and means (213) responsive to the first and second memory element output signals from the store group circuit means associated with each device of the plurality of said devices for selecting the first or second memory element output signal for transmission to the arbiter.
References Cited (Backward Citations)
US3496551A
Cited
US3445822A
Cited
US3818447A
Cited
US3866181A
Cited
US4016539A
Cited
US4123794A
Cited
US3978451A
Cited
US4115851A
Cited
US4047161A
Cited
US4148011A
Cited
US4177513A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1986-05-16 | 1986-11-15 | 1987-05-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1990-05-16 | 1990-11-15 | 1991-05-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1994-05-16 | 1994-11-15 | 1995-05-17 | $7700.00 | Window Closed / Lapsed |