Patent US4354122A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4354122A Expired / Lapsed US ⏱️ 0.0 years remaining

Voltage to current converter

Assignee: AT&T Inc
•
Filing: 1980-08-08
•
Granted: 1982-10-12
•
Expires: 2000-08-08
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In situations where it is desired to provide an extremely accurate output current generated from an input voltage, errors occur in the conversion. Conventional solutions depend upon operational amplifiers and rely upon the availability of both positive and negative reference voltages. When attempting to design an integrated circuit having accurate output currents using only integrated circuit technology the circuit components introduce undesirable errors. These problems have been overcome by an arrangement which includes a current mirror (104, 105) for providing the output current and also for providing a feedback current (101, 102) for use in modifying the current flowing in an input emitter follower (103). Using this approach, the base emitter voltages of the emitter follower transistor and the input transistor of the current mirror are forced to cancel each other. By adjusting the current densities of the two transistors, substantially perfect error compensation is achieved.

Inventors

  • 👤 Milton L. Embree
  • 👤 William G. Garrett

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 21:06
CPC Classifications
G; G05; G05F; G05F1/00; G05F1/10; G05F1/46; G05F1/56; G05F1/561; H; H03; H03F; H03F3/00; H03F3/34; H03F3/343

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 223 words
A voltage to current converter circuit having a high input impedance and zero temperature coefficient for providing an accurate output current from an input voltage, said circuit comprising: an input circuit for accepting applied voltages, including first and second transistors arranged to provide a high input impedance, third and fourth mirror connected transistors arranged as an output current mirror and having commonly connected base electrodes, an impedance connected between the emitter electrode of said second transistor and said fourth transistor, fifth and sixth mirror connected transistors connected respectively to the emitter of said second transistor and to the collector of said third transistor to ensure that the current flow through said input circuit equals the current flow through said output current mirror, means, including a seventh transistor for compensating for the base to emitter voltage drop of said first transistor, said compensating transistor having its base connected to said impedance and its emitter connected to said base of said fourth transistor, said fourth transistor functioning to compensate for the base to emitter voltage drop of said second transistor, an output circuit including an eighth transistor having its base electrode connected to said commonly connected base electrodes of said output current mirror, and clamping means responsive to said input voltage for providing an output current whenever said input voltage decreases below a predetermined threshold.
Claim 2
Dependent Claim 223 words
A voltage to current converter circuit having a high input impedance and zero temperature coefficient for providing an accurate output current from an input voltage, said circuit comprising: an input circuit for accepting applied voltages, including first and second transistors arranged to provide a high input impedance, third and fourth mirror connected transistors arranged as an output current mirror and having commonly connected base electrodes, an impedance connected between the emitter electrode of said second transistor and said fourth transistor, fifth and sixth mirror connected transistors connected respectively to the emitter of said second transistor and to the collector of said third transistor to ensure that the current flow through said input circuit equals the current flow through said output current mirror, means, including a seventh transistor for compensating for the base to emitter voltage drop of said first transistor, said compensating transistor having its base connected to said impedance and its emitter connected to said base of said fourth transistor, said fourth transistor functioning to compensate for the base to emitter voltage drop of said second transistor, an output circuit including an eighth transistor having its base electrode connected to said commonly connected base electrodes of said output current mirror, and clamping means responsive to said input voltage for providing an output current whenever said input voltage decreases below a predetermined threshold.
Claim 3
Dependent Claim 16 words
The invention set forth in claim 1 wherein said first and second transistors are Darlington connected.
Claim 4
Dependent Claim 30 words
The invention set forth in claim 1 wherein said seventh transistor is constructed to have a saturation current three times as large as the saturation current of said first transistor.
Claim 5
Dependent Claim 16 words
The invention set forth in claim 1 wherein said clamping means is a diode connected transistor.

References Cited (Backward Citations)

US3909628A Cited
US4016435A Cited
US4004247A Cited
USB501181I5 Cited
US4019121A Cited
US4045694A Cited
US4055774A Cited
US4093907A Cited
US4145649A Cited
US4057743A Cited
US4168528A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1985-10-11 1986-04-12 1986-10-12 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1989-10-11 1990-04-12 1990-10-12 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1993-10-11 1994-04-12 1994-10-12 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag