US4344152A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Buffer memory control circuit for label scanning system
Assignee: International Business Machines Corp
•
Filing: 1979-11-29
•
Granted: 1982-08-10
•
Expires: 1999-11-29
Abstract
Abstract A scanning system includes a pair of buffer memories for alternately accumulating strings of signals which may contain bar coded label data. Candidate selection logic circuits examine incoming signals to generate a candidate signal when a string of signals satisfies gross logical tests. A control counter responds to the incoming signals and to the candidate signal to select an alternate buffer memory only when the active memory is fully loaded and contains at least part of a label candidate. The contents of the fully loaded memory are transferred to a processor for further analysis while incoming signals are routed to the alternate memory.
Inventors
- 👤 George J. Laurer
- 👤 Charles M. Pierce
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 14:19
CPC Classifications
G; G06; G06K; G06K7/00; G06K7/10; G06K7/10544; G06K7/10821; G06K7/10851; G06K7/01; G06K7/016; G06K7/0166
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
171 words
A data storage control circuit including: a plurality of data storage devices for storing serially-received units of incoming data; gating means for connecting a selected one of said devices to a source of incoming data units; a counter connected to the source, said counter having a maximum count capacity related to the storage capacity of each of said data storage devices; candidate select logic means connected to the source for generating a candidate signal when a first number of serially-received data units satisfies predetermined criteria; counter control means connected to said counter and to said candidate select logic means for enabling said counter to count each data unit up to the first number and to count each unit beyond the first number only when a candidate signal has been generated during the current count cycle; and switching means connected to said counter and responsive to attainment of the maximum count therein for causing said gating means to direct subsequently received data units to a different one of said data storage devices.
Claim 2
Dependent Claim
171 words
A data storage control circuit including: a plurality of data storage devices for storing serially-received units of incoming data; gating means for connecting a selected one of said devices to a source of incoming data units; a counter connected to the source, said counter having a maximum count capacity related to the storage capacity of each of said data storage devices; candidate select logic means connected to the source for generating a candidate signal when a first number of serially-received data units satisfies predetermined criteria; counter control means connected to said counter and to said candidate select logic means for enabling said counter to count each data unit up to the first number and to count each unit beyond the first number only when a candidate signal has been generated during the current count cycle; and switching means connected to said counter and responsive to attainment of the maximum count therein for causing said gating means to direct subsequently received data units to a different one of said data storage devices.
Claim 3
Dependent Claim
77 words
A data storage control circuit as defined in claim 1 wherein each of said data storage devices comprises: a random access memory connected to said gating means and having a number of directly addressable storage locations equal to the maximum count, each of said storage locations being adapted to store a multi-bit binary word; and an address counter for sequentially addressing said storage locations, said address counter being selectively enabled by an output of said switching means.
Claim 4
Dependent Claim
36 words
A data storage control circuit as defined in claim 2 wherein the gating means and the address counter associated with a particular random access memory are selectively enabled by the same output from said switching means.
Claim 5
Dependent Claim
156 words
A data storage control circuit as defined in claim 3 wherein said counter control means comprises: a dual input AND gate having a first input connected to the data units source, a second input and an output connected to the clock input of said counter; counter recognition logic for providing a first signal when the counter reaches the first number and a second signal when the counter reaches the maximum count; a first bistable device having a set input for receiving the second signal, a reset input for receiving the first signal, and a normal output; a second bistable device having a set input from the candidate select logic means, a reset input for receiving the second signal and a normal output; and a dual input OR gate for receiving the normal outputs from said first and second bistable devices, the output of said OR gate being connected to the second input of said AND gate.
Claim 6
Dependent Claim
153 words
A data storage control circuit including: a plurality of data storage devices for storing serially-received units of incoming data; gating means for connecting a selected one of said devices to a source of incoming data units; a counter connected to the source; candidate select logic means connected to the source for generating a candidate signal when a first number of serially-received data units satisfies predetermined criteria; counter control means connected to said counter and to said candidate select logic means for enabling said counter to count each data unit up to the first number and to count each unit beyond the first number only when a candidate signal has been generated during the current count cycle; and switching means connected to said counter and responsive to attainment of a second predetermined count therein for causing said gating means to direct subsequently received data units to a different one of said data storage devices.
Claim 7
Dependent Claim
153 words
A data storage control circuit including: a plurality of data storage devices for storing serially-received units of incoming data; gating means for connecting a selected one of said devices to a source of incoming data units; a counter connected to the source; candidate select logic means connected to the source for generating a candidate signal when a first number of serially-received data units satisfies predetermined criteria; counter control means connected to said counter and to said candidate select logic means for enabling said counter to count each data unit up to the first number and to count each unit beyond the first number only when a candidate signal has been generated during the current count cycle; and switching means connected to said counter and responsive to attainment of a second predetermined count therein for causing said gating means to direct subsequently received data units to a different one of said data storage devices.
Claim 8
Dependent Claim
85 words
A data storage control circuit as recited in claim 5 wherein said switching means comprises: a plurality of logic gate arrays, each of said arrays having common inputs from the data units source, outputs connected to only one of the data storage devices, and a control input for selectively enabling the gates to pass input data; a multi-output device responsive at the second count for providing an enabling control input to a previously inactive array while terminating the control input to the previously active array.
Claim 9
Dependent Claim
31 words
A data storage control circuit as recited in claim 5 wherein said counter further comprises a selfresetting, fixed cycle counter capable of attaining a maximum count equal to the second count.
Claim 10
Dependent Claim
86 words
A data storage control circuit as recited in claim 7 wherein said switching means comprises: a plurality of logic gate arrays, each of said arrays having common inputs from the data units source, outputs connected to only one of the data storage devices, and a control input for selectively enabling the gates so as to pass data; a multi-output device responsive at the second count for providing an enabling control input to a previously inactive array while terminating the control input to the previously active array.
Claim 11
Dependent Claim
62 words
A data storage control circuit as recited in claim 8 wherein each of the data storage devices has a number of storage locations equal to the value of the second count and wherein previously stored data units are replaced by newly received data units so long as the count in said counting means is equal to or less than the second count.
References Cited (Backward Citations)
US3752958A
Cited
FR2206016A5
Cited
US3909787A
Cited
US4147295A
Cited
US4086477A
Cited
US4298954A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1985-08-09 | 1986-02-08 | 1986-08-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1989-08-09 | 1990-02-08 | 1990-08-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1993-08-09 | 1994-02-08 | 1994-08-10 | $7700.00 | Window Closed / Lapsed |