Patent US2497604A successfully refreshed from Google Patents.
Patent US4336465A successfully refreshed from Google Patents.
US4336465A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Reset circuit
Assignee: Fujitsu Ltd
•
Filing: 1979-07-27
•
Granted: 1982-06-22
•
Expires: 1999-07-27
Abstract
Abstract A reset circuit used for resetting, for example a memory device after a reading-out from a memory is effected, comprises fist and second reset transistors, for connecting first and second circuits to a common voltage source, and a short-circuit transistor, having a lower threshold voltage than the threshold voltage of said first and second reset transistors, for connecting said first and second circuits when said short circuit transistor receives the same input signal as supplied to said first and second reset transistors.
Inventors
- 👤 Masao Nakano
- 👤 Yoshihiro Takemae
- 👤 Katsuhiko Kabashima
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-24 14:04
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/4063; G11C11/407; G11C11/409; G11C11/4093; G11C7/00; G11C7/10; G11C7/1048; G11C7/20; H; H03; H03K; H03K3/00; H03K3/02; H03K3/353; H03K3/356; H03K3/356086; H03K3/356095
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
184 words
A reset circuit for resetting the state of first and the second circuits by bringing the first and second circuits to a predetermined common potential, said reset circuit comprising first and second reset transistors for respectively connecting said first and second circuits to a common voltage source corresponding to said predetermined potential, a short circuit transistor, having a lower threshold voltage than the threshold voltages of said first and second reset transistors, for connecting in common said first and second circuits, and means for applying a signal simultaneously to said first and second reset transistors and to said short circuit transistor for causing conduction of said short circuit transistor to occur before conduction of said first and second reset transistors as a result of said difference in threshold voltages, said difference being due to selectively implanted ions in the manufacture of the respective transistors, wherein said threshold voltages of said first and second reset transistors are approximately in the range from 2.2 to 2.8 volts, and said threshold voltage of said short circuit transistor is approximately in the range from 1.2 to 1.3 volts.
Claim 2
Dependent Claim
184 words
A reset circuit for resetting the state of first and the second circuits by bringing the first and second circuits to a predetermined common potential, said reset circuit comprising first and second reset transistors for respectively connecting said first and second circuits to a common voltage source corresponding to said predetermined potential, a short circuit transistor, having a lower threshold voltage than the threshold voltages of said first and second reset transistors, for connecting in common said first and second circuits, and means for applying a signal simultaneously to said first and second reset transistors and to said short circuit transistor for causing conduction of said short circuit transistor to occur before conduction of said first and second reset transistors as a result of said difference in threshold voltages, said difference being due to selectively implanted ions in the manufacture of the respective transistors, wherein said threshold voltages of said first and second reset transistors are approximately in the range from 2.2 to 2.8 volts, and said threshold voltage of said short circuit transistor is approximately in the range from 1.2 to 1.3 volts.
Claim 3
Dependent Claim
25 words
A reset circuit as defined in claim 1, wherein said first and second circuits comprise respective bit lines of an integrated circuit type memory device.
Claim 4
Dependent Claim
26 words
A reset circuit as defined in claim 1, wherein said first and second circuits comprise respective data bus lines of an integrated circuit type memory device.
Claim 5
Dependent Claim
23 words
A reset circuit as defined in claim 1, wherein said first and second circuits comprise respective input lines of a differential amplifier circuit.
Claim 6
Dependent Claim
39 words
The circuit of claims 1, 2, 3 or 4, said threshold voltages of said first and second reset transistors being approximately in the range from 1 to 1.5 volts higher than said threshold voltage of said short circuit transistor.
References Cited (Backward Citations)
US4028557A
Cited
US4110841A
Cited
US4162416A
Cited
US4139911A
Cited
US4179626A
Cited
US4223394A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1985-06-21 | 1985-12-21 | 1986-06-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1989-06-21 | 1989-12-21 | 1990-06-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1993-06-21 | 1993-12-21 | 1994-06-22 | $7700.00 | Window Closed / Lapsed |