Patent US4329640A successfully refreshed from Google Patents.
US4329640A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Very large scale integrated circuit
Assignee: Alcatel Lucent NV
•
Filing: 1979-05-24
•
Granted: 1982-05-11
•
Expires: 1999-05-24
Abstract
Abstract A monolithically very large scale integrated circuit (VLSI) having any arbitrarily given structure and an internal test circuit only requiring one, two or three additional outer terminals wherein the test circuit is integrated therein. In one embodiment the test circuit contains a counter and a combinational circuit interconnected with the counter reading outputs thereof as well as selection switches associated with test points and where the first of the additional terminals is connected to the counting input of the counter.
Inventors
- 👤 Hans Reiner
- 👤 Werner Auth
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 16:01
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/3181; G01R31/3185
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
130 words
A monolithic very large scale integrated circuit (VLSI) including an operating portion having a plurality of outer terminals and a plurality of test points, and a testing portion integrated with the operating portion and operative for testing the latter in response to an input signal, said testing portion comprising: at least one and at most three additional terminals at least one of which is an input terminal of the testing portion; means for generating a test signal in response to the application of the input signal to said input terminal; means for monitoring the test points of the operating portion in dependence of the test signal; and means for providing an output signal containing circuit defect information in response to detection of failure at any one of the test points.
Claim 2
Dependent Claim
130 words
A monolithic very large scale integrated circuit (VLSI) including an operating portion having a plurality of outer terminals and a plurality of test points, and a testing portion integrated with the operating portion and operative for testing the latter in response to an input signal, said testing portion comprising: at least one and at most three additional terminals at least one of which is an input terminal of the testing portion; means for generating a test signal in response to the application of the input signal to said input terminal; means for monitoring the test points of the operating portion in dependence of the test signal; and means for providing an output signal containing circuit defect information in response to detection of failure at any one of the test points.
Claim 3
Dependent Claim
63 words
The VLSI circuit as claimed in claim 1, wherein said test signal generating means includes a counter having an input connected to said input terminal and a plurality of reading outputs, and a combined circuit connected to said reading outputs; and wherein said monitoring means includes a plurality of selection switches respectively associated with said test points and controlled by said combination circuit.
Claim 4
Dependent Claim
56 words
The VLSI circuit as claimed in claim 2, whererin said additional terminals include at least one output terminal; wherein said selection switches are interposed between the respective test points and said output terminal; and wherein said combination circuit is operative to sequentially operate said selection switches for connecting the respective test points to said output terminals.
Claim 5
Dependent Claim
61 words
The VLSI circuit as claimed in claim 2, wherein the outer terminals of the operating portion include output terminals; wherein said selection switches are interposed between the respective test points and at least some of the output termnals; and wherein the combination circuit is operative to operate said selection switches for connecting the respective test points to said some output terminals.
Claim 6
Dependent Claim
55 words
The VLSI circuit as claimed in claim 1, wherein said test signal generating means includes a shift register having an input connected to said input terminal and a plurality of outputs; and wherein said monitoring means includes a plurality of selection switches respectively connected with said test points and controlled by said shift register outputs.
Claim 7
Dependent Claim
46 words
The VLSI circuit as claimed in claim 4, wherein said selection switches are inserted as changeover switches into the lines of the test points, and that via said selection switches partial circuit of said VLSI circuits are applied to at least some of said outer terminals.
Claim 8
Dependent Claim
31 words
The VLSI circuit as claimed in claim 2 wherein a likewise integrated timing element which is controlled from the input terminal is connected to the reset input of the monitoring means.
Claim 9
Dependent Claim
45 words
The VLSI circuit as claimed in claim 2 wherein an auxiliary circuit is integrated as well and which, after the counter has passed through all of its counting positions, transmits a pulse to the reset line, which is capable of being measured on this line.
Claim 10
Dependent Claim
33 words
The VLSI circuit as claimed in claim 2, wherein said testing portion contains a shift register by whose parallel outputs the said selection switches are controlled, which are connected to said test points.
Claim 11
Dependent Claim
66 words
The VLSI circuit as claimed in claim 7 or 5 wherein said timing element is a delay circuit, that said combinational circuit is enlarged by one additional stage which, at a predetermined reading of said monitoring means after each passage through the test positions, transmits a pulse, which, via said delay circuit, is fed to the reset input and, via an inverter, to said input terminal.
Claim 12
Dependent Claim
85 words
An operating circuit for the VLSI-circuit as claimed in claim 9, wherein to said input terminal there is connected the collector of a transistor whose emitter is applied to the zero point of the circuit, as well as the first input of an OR-gate, that to the base of said transistor there is applied for one pulse train the second input of said OR-gate and the input of said operating circuit, and that the output of said OR-gate is the output of said operating circuit.
Claim 13
Dependent Claim
51 words
The VLSI circuit as claimed in claim 2 or 5, wherein there are provided two additional selection switches applied to another of said additional terminals the first one being connected to the zero point of the circuit, while the second one is applied to a constant voltage produced within said VLSI-circuit.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1985-05-10 | 1985-11-09 | 1986-05-11 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1989-05-10 | 1989-11-09 | 1990-05-11 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1993-05-10 | 1993-11-09 | 1994-05-11 | $7700.00 | Window Closed / Lapsed |