Multilevel storage system having unitary control of data transfers

Claim 1

In a data processing system including an information processing unit; a low speed, high capacity main memory; a high speed, low capacity cache for temporarily storing data being used by said information processing unit; at least one input/output channel for transferring information into or out of said information processing unit from devices other than said main memory or said cache; a data transfer and control means comprising: a storage address register connected to said information processing unit for storing the address of data requested by said information processing unit; a directory connected to said storage address register for storing addresses of data stored in said cache; an error correction/bit generator connected to the output of said main memory for detecting memory errors and for generating correction bits; an input/output data register connected to said information processing unit, said cache and said error correction/bit generator by a plurality of bidirectional data busses for transferring information into or out of said information processing unit from or to said main memory or said cache, means including said directory and said storage address register for interrogating a data request from said information processing unit to determine if it is a hit indicating that said data is in said cache or a miss indicating that said data is not in said cache; transfer means connected to said main memory, said cache, said error correction/bit generator and said interrogating means, and operative in response to a miss indication from said interrogating means to initiate the transfer of the requested data from said main memory to said cache; and a unitary control connected to said information processing unit, said main memory, said cache and said error correction/bit generator operative to control all data transfers between said information processing unit, said cache and said main memory; said unitary control including said interrogating means, said transfer means, and a means connected to said main memory and said storage address register for maintaining the synchronization of each step in the transfer of data between said main memory and said error correction/bit generator, between said error correction/bit generator and said input/output data register, between said input/output data register and said cache, and between said information processing unit and said input/output data register, whereby said data transfers can take place simultaneously and in step-by-step synchronization.