Patent US5546209A successfully refreshed from Google Patents.
Patent US4313088A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4313088A Expired / Lapsed US ⏱️ 0.0 years remaining

Arrangement for generating a clock signal

Assignee: US Philips Corp
•
Filing: 1980-04-07
•
Granted: 1982-01-26
•
Expires: 2000-04-07
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Arrangement for clock signal generation from a received data signal located in baseband, for use in baseband modems. In addition to signal transitions which provide clock information in a reliable manner, several types of data signals contain disturbing signal transitions. These disturbing transitions are eliminated by converting the spectrum of the received data signal into the spectrum of a bi-phase modulated signal. It is possible to obtain a reliable clock signal from the signal transitions of the converted signal with small acquisition times.

Inventors

  • 👤 Petrus J. VAN Gerwen
  • 👤 Wilfred A. M. Snijders

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-03 14:51
CPC Classifications
H; H04; H04L; H04L7/00; H04L7/02; H04L7/027

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 87 words
An arrangement for generating a clock signal from a received data signal located in a base band, comprising a zero-crossing detector having connected thereto a frequency-selective device from which the clock signal is derived, characterized in that means are provided between the input for the received data signal and the zero-crossing detector for converting the spectrum of the received data signal into the spectrum of a bi-phase modulated signal having the bit rate as the carrier frequency and a carrier which is in-phase with the data signal.
Claim 2
Dependent Claim 87 words
An arrangement for generating a clock signal from a received data signal located in a base band, comprising a zero-crossing detector having connected thereto a frequency-selective device from which the clock signal is derived, characterized in that means are provided between the input for the received data signal and the zero-crossing detector for converting the spectrum of the received data signal into the spectrum of a bi-phase modulated signal having the bit rate as the carrier frequency and a carrier which is in-phase with the data signal.
Claim 3
Dependent Claim 54 words
An arrangement as claimed in claim 1, characterized in that the means are formed by a low-pass filter having a cut-off frequency which is twice the bit rate, whose filter characteristic has zeros at 0 Hz and at the cut-off frequency and a sinusoidal variation between these zeros, and an integrator connected in cascade.
Claim 4
Dependent Claim 55 words
An arrangement as claimed in claim 1, characterized in that the means are formed by a low-pass filter having a cut-off frequency which is twice the bit rate, whose filter characteristic has a maximum at 0 Hz and a zero at the cut-off frequency and a cosinusoidal variation between 0 Hz and the cut-off frequency.

References Cited (Backward Citations)

US3500215A Cited
US3916084A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1985-01-25 1985-07-27 1986-01-26 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1989-01-25 1989-07-27 1990-01-26 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1993-01-25 1993-07-27 1994-01-26 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag