← Back to Patent Explorer
US4297729A Expired / Lapsed US ⏱️ 0.0 years remaining

Encoding and decoding of digital recordings

Assignee: QED Intellectual Property Ltd
•
Filing: 1978-11-20
•
Granted: 1981-10-27
•
Expires: 1998-11-20
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In television games programs may be stored on tape, disc or similar to change a basic games unit to different games or other entertainment or instruction. The data is transferred from the recording medium to a processor and clocked in at a suitable rate. The invention provides generation of clock pulses using two counters. The arrangement generates clock pulses at a predetermined position of data 1's but for 0's it generates clock pulses a predetermined interval after the preceding pulse. An arrangement is provided recording staggered data on two tracks of a tape to counter drop outs and a watermark code is provided to guard against use of unauthorized programs.

Inventors

  • 👤 James H. Steynor
  • 👤 Frederick Hayes

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 11:59
CPC Classifications
G; G11; G11B; G11B20/00; G11B20/10; G11B20/14; G11B20/1403; G11B20/1407; G11B20/1419

Claims Analysis

Total Claims: 12
Claim 1
Independent Claim 162 words
An arrangement for generating controlled clock pulses synchronized to a signal comprising a sequence of `1`s, each indicated by the presence of a signal pulse and `0`s each indicated by the absence of a signal pulse, so that in a sequence of consecutive `0`s no signal pulses are present, the arrangement including a first counter receiving the said signal and arranged to count for a first predetermined period from a predetermined point in relation to each `1` of said signal and to provide a controlled clock pulse synchronized to said signal at the termination of the first period, a second counter arranged to count for a second and longer predetermined period from a preceding controlled clock pulse or until reset prior to the termination of said period and, if not reset, to provide at the termination of said second period a further controlled clock pulse and means for resetting the second counter on reception of a further `1` at the first counter.
Claim 2
Dependent Claim 162 words
An arrangement for generating controlled clock pulses synchronized to a signal comprising a sequence of `1`s, each indicated by the presence of a signal pulse and `0`s each indicated by the absence of a signal pulse, so that in a sequence of consecutive `0`s no signal pulses are present, the arrangement including a first counter receiving the said signal and arranged to count for a first predetermined period from a predetermined point in relation to each `1` of said signal and to provide a controlled clock pulse synchronized to said signal at the termination of the first period, a second counter arranged to count for a second and longer predetermined period from a preceding controlled clock pulse or until reset prior to the termination of said period and, if not reset, to provide at the termination of said second period a further controlled clock pulse and means for resetting the second counter on reception of a further `1` at the first counter.
Claim 3
Dependent Claim 30 words
An arrangement according to claim 1 including a generator of master clock pulses, the first and second predetermined periods being determined by respective predetermined counts of the master clock pulses.
Claim 4
Dependent Claim 29 words
An arrangement according to claim 2 in which the master clock pulses are generated at a rate which is a multiple of the expected bit rate of said signal.
Claim 5
Dependent Claim 23 words
An arrangement according to claim 3 in which the master clock pulse rate is sixteen times the expected bit rate of said signal.
Claim 6
Dependent Claim 35 words
An arrangement according to claim 1 in which the controlled clock pulses provided in response to `1`s' of said signal are arranged to have trailing edges coinciding with the trailing edge of the respective `1`.
Claim 7
Dependent Claim 19 words
An arrangement according to claim 1 in which the said predetermined point is the leading edge of said `1`.
Claim 8
Dependent Claim 23 words
An arrangement according to claim 1 in which the said predetermined point is the cross-over of the differentiated leading edge of said `1`.
Claim 9
Dependent Claim 23 words
An arrangement according to claim 1 in which the second counter is reset by the first counter on receipt of a `1` thereby.
Claim 10
Dependent Claim 32 words
An arrangement according to claim 1 in which the signal is provided as data coded by a biassed discrete code in which `1`s' and `0`s' representing data are separated by further `0`s'.
Claim 11
Independent Claim 35 words
A system for replaying recorded data and operating in the said data in response to controlled clock pulses, including an arrangement according to any one of claims 1-9 arranged to generate the controlled clock pulses.
Claim 12
Dependent Claim 12 words
A television game system including a replay system according to claim 10.

References Cited (Backward Citations)

GB994188A Cited
GB1025450A Cited
US3646534A Cited
US3715738A Cited
US3736581A Cited
US3761903A Cited
US3859510A Cited
US3974523A Cited
US4024379A Cited
US4027152A Cited
US4012786A Cited
US4167760A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1984-10-26 1985-04-27 1985-10-27 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1988-10-26 1989-04-27 1989-10-27 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1992-10-26 1993-04-27 1993-10-27 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag