← Back to Patent Explorer
US4290100A Expired / Lapsed US ⏱️ 0.0 years remaining

Four terminal voltage tripler for monolithic LCD clock circuit

Assignee: Intersil Corp
•
Filing: 1980-03-24
•
Granted: 1981-09-15
•
Expires: 2000-03-24
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A voltage tripler for multiplying a DC voltage from a battery to provide a driving voltage for an LCD display in a digital clock. The circuit includes a charging capacitor and two storage capacitors and a plurality of switches for interconnecting the capacitors with the battery. The switches are controlled by means of driving circuitry which provides break-before-make type switching. The operation of the circuit is divided into four phases. During an initial phase the charging capacitor is charged to the voltage of the battery. During the second phase the charging capacitor is connected in parallel with one of the storage capacitors in order to transfer a portion of the charge to the storage capacitor. During the third phase the charging capacitor is again connected to the battery to recharge the charging capacitor. During the fourth phase, the charging capacitor is connected in parallel with the other storage capacitor so as to transfer charge to the storage capacitor. By repeating the sequence a plurality of times, the voltage on each of the storage capacitors will approach that of the battery. By referencing one of the capacitors to the negative terminal of the battery, the voltage at the free terminal of the other capacitor will be three times the battery voltage. This circuit is implemented on a monolithic integrated circuit and requires four terminals instead of five as in the prior art, thereby decreasing pin count and saving significant chip area.

Inventors

  • 👤 David R. Squires

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 12:47
CPC Classifications
H; H02; H02M; H02M3/00; H02M3/02; H02M3/04; H02M3/06; H02M3/07

Claims Analysis

Total Claims: 14
Claim 1
Independent Claim 176 words
A circuit for tripling the voltage of a D.C. voltage supply comprising: a first capacitor; a second capacitor having a first terminal connected to a first voltage supply; a third capacitor connected in series with the second capacitor, the third capacitor including a first terminal connected to the second capacitor and an output terminal; and a plurality of switches for sequentially connecting the voltage supply and the capacitors in the following configurations: (a) a first phase during which the first capacitor is connected across the voltage supply to thereby charge the first capacitor, (b) a second phase during which the first capacitor is connected in parallel with the second capacitor, (c) a third phase during which the first capacitor is again connected across the voltage supply, and (d) a fourth phase during which the first capacitor is connected in parallel with the second capacitor, whereby by repeating said four phases a plurality of times, the voltage at the output terminal referenced to a second terminal of the voltage supply will approach three times the supply voltage.
Claim 2
Dependent Claim 176 words
A circuit for tripling the voltage of a D.C. voltage supply comprising: a first capacitor; a second capacitor having a first terminal connected to a first voltage supply; a third capacitor connected in series with the second capacitor, the third capacitor including a first terminal connected to the second capacitor and an output terminal; and a plurality of switches for sequentially connecting the voltage supply and the capacitors in the following configurations: (a) a first phase during which the first capacitor is connected across the voltage supply to thereby charge the first capacitor, (b) a second phase during which the first capacitor is connected in parallel with the second capacitor, (c) a third phase during which the first capacitor is again connected across the voltage supply, and (d) a fourth phase during which the first capacitor is connected in parallel with the second capacitor, whereby by repeating said four phases a plurality of times, the voltage at the output terminal referenced to a second terminal of the voltage supply will approach three times the supply voltage.
Claim 3
Dependent Claim 12 words
The voltage tripler of claim 1 wherein said switches are FET switches.
Claim 4
Dependent Claim 17 words
The voltage tripler of claim 1 wherein said voltage supply has a nominal value of 1.5 volts.
Claim 5
Dependent Claim 31 words
The voltage tripler of claim 2 including timing means for breaking switch connections at the end of one phase prior to making switch connections at the beginning of a subsequent phase.
Claim 6
Dependent Claim 184 words
A circuit for multiplying the voltage of a DC supply voltage having first and second terminals comprising: a charging capacitor; a first storage capacitor having a first terminal connected to the first terminal of the voltage supply; a second storage capacitor having a first terminal connected to the second terminal of the first storage capacitor, the second terminal of the second storage capacitor comprising an output of said circuit; a plurality of switches for selectively interconnecting the capacitors and the voltage supply; and clock controlled driving circuitry for sequentially operating the switches so as to: (a) charge the charging capacitor across the voltage supply, (b) transfer a portion of the charge on the charging capacitor to the first storage capacitor, (c) again charge the charging capacitor across the voltage supply, (d) transfer a portion of the charge on the charging capacitor to the second storage capacitor, and (e) repeat steps (a) through (d), whereby the voltage of the output terminal referenced to the second terminal of the voltage supply will asymptotically increase to a value which is a predetermined multiple of the supply voltage.
Claim 7
Dependent Claim 184 words
A circuit for multiplying the voltage of a DC supply voltage having first and second terminals comprising: a charging capacitor; a first storage capacitor having a first terminal connected to the first terminal of the voltage supply; a second storage capacitor having a first terminal connected to the second terminal of the first storage capacitor, the second terminal of the second storage capacitor comprising an output of said circuit; a plurality of switches for selectively interconnecting the capacitors and the voltage supply; and clock controlled driving circuitry for sequentially operating the switches so as to: (a) charge the charging capacitor across the voltage supply, (b) transfer a portion of the charge on the charging capacitor to the first storage capacitor, (c) again charge the charging capacitor across the voltage supply, (d) transfer a portion of the charge on the charging capacitor to the second storage capacitor, and (e) repeat steps (a) through (d), whereby the voltage of the output terminal referenced to the second terminal of the voltage supply will asymptotically increase to a value which is a predetermined multiple of the supply voltage.
Claim 8
Dependent Claim 11 words
The circuit of claim 5 wherein said switches are FET switches.
Claim 9
Dependent Claim 17 words
The circuit of claim 6 wherein said switches and driving circuitry are contained on a monolithic chip.
Claim 10
Dependent Claim 41 words
The circuit of claim 6 wherein the driving circuitry includes delay circuitry for opening the switches at the end of a sequential step prior to closing selected switches to perform the next sequential step, thereby preventing charge leakage in the circuit.
Claim 11
Dependent Claim 20 words
The circuit of claim 5 wherein the output terminal is connected to a liquid crystal display through a logic circuit.
Claim 12
Dependent Claim 13 words
The circuit of claim 5 wherein the DC supply voltage is a battery.
Claim 13
Dependent Claim 126 words
The circuit of claim 10 wherein the first storage capacitor is connected to the negative terminal of the battery and wherein the switches include: first and second switches for connecting the negative terminal of the battery with both terminals of the charging capacitor; a third switch for connecting a first terminal of the charging capacitor with the positive terminal of the battery; a fourth switch for connecting a second terminal of the charging capacitor with the second terminal of the first storage capacitor; a fifth switch for connecting the first terminal of the charging capacitor with the first terminal of the second storage capacitor; and a sixth switch for connecting the second terminal of the charging capacitor with the second terminal of the second storage capacitor.
Claim 14
Dependent Claim 110 words
The circuit of claim 8 wherein said delay circuitry includes: a first level shifter having an input of a first clock frequency and a pair of out of phase outputs of substantially the same frequency as the first clock frequency, wherein the rising edges of said outputs are steeper than their falling edges; a second level shifter having an input of a second clock frequency and a pair of out of phase outputs of substantially the same frequency as said second clock frequency, wherein the rising edges of said outputs are steeper than their falling edges; and logic circuitry connected between the outputs of the level shifters and the switches.

References Cited (Backward Citations)

US3816803A Cited
DE2530870A1 Cited
US3975671A Cited
US4001664A Cited
US4068295A Cited
JPS5226419A Cited
US4061929A Cited
US4047091A Cited
US4106086A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1984-09-14 1985-03-16 1985-09-15 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1988-09-14 1989-03-16 1989-09-15 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1992-09-14 1993-03-16 1993-09-15 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag