Patent US4288808A successfully refreshed from Google Patents.
US4288808A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Circuit structures including integrated circuits
Assignee: Fujitsu Services Ltd
•
Filing: 1979-01-23
•
Granted: 1981-09-08
•
Expires: 1999-01-23
Abstract
Abstract The specification discloses a structure for locating integrated circuits on a substrate by etching V grooves in a silicon substrate arranged to co-operate with spheroidal connectors on the integrated circuit. Contact pads are located in the V grooves whereby connections are made to the integrated circuit through the spheroidal connectors.
Inventors
- 👤 Gerald H. Hantusch
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 11:01
CPC Classifications
H; H10; H10W; H10W99/00; H10W70/00; H10W70/60; H10W70/611; H10W70/67; H10W70/68; Y; Y10; Y10T; Y10T29/00; Y10T29/49; Y10T29/49002; Y10T29/49117; Y10T29/49124; Y10T29/4913; Y10T29/49133
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
143 words
A method of manufacturing a circuit structure including integrated circuit comprising the steps of providing a planar member of semi-conductor material; forming on one surface of said member a plurality of recesses of V-section; forming on said one surface a plurality of electrical conductors including contact areas arranged in a predetermined pattern, each contact area having at least a portion thereof lying in one of said recesses; providing an integrated circuit chip of semi-conductor material, the chip carrying on one surface a plurality of raised electrically conductive contact pads arranged in a formation corresponding to said predetermined pattern; aligning the contact pads on the chip one with each corresponding contact area on the planar member by locating each contact pad in the recess of the corresponding contact area; and bonding each contact pad to the corresponding contact area to provide electrical contact therebetween.
Claim 2
Independent Claim
143 words
A method of manufacturing a circuit structure including integrated circuit comprising the steps of providing a planar member of semi-conductor material; forming on one surface of said member a plurality of recesses of V-section; forming on said one surface a plurality of electrical conductors including contact areas arranged in a predetermined pattern, each contact area having at least a portion thereof lying in one of said recesses; providing an integrated circuit chip of semi-conductor material, the chip carrying on one surface a plurality of raised electrically conductive contact pads arranged in a formation corresponding to said predetermined pattern; aligning the contact pads on the chip one with each corresponding contact area on the planar member by locating each contact pad in the recess of the corresponding contact area; and bonding each contact pad to the corresponding contact area to provide electrical contact therebetween.
Claim 3
Dependent Claim
98 words
A circuit structure comprising a planar member of semi-conductor material having on one surface thereof a plurality of recesses of V-section and a plurality of conductors including contact areas arranged in a predetermined pattern, each contact area having at least a portion thereof lying in one of said recesses; and an integrated circuit chip of semi-conductor material carrying on one surface a plurality of raised electrically conductive contact pads arranged in a formation corresponding to said predetermined pattern, each contact pad being respectively bonded in electrical contact into the recess of the corresponding contact area on the substrate.
Claim 4
Dependent Claim
98 words
A circuit structure comprising a planar member of semi-conductor material having on one surface thereof a plurality of recesses of V-section and a plurality of conductors including contact areas arranged in a predetermined pattern, each contact area having at least a portion thereof lying in one of said recesses; and an integrated circuit chip of semi-conductor material carrying on one surface a plurality of raised electrically conductive contact pads arranged in a formation corresponding to said predetermined pattern, each contact pad being respectively bonded in electrical contact into the recess of the corresponding contact area on the substrate.
Claim 5
Independent Claim
95 words
A method of manufacturing a substrate for mounting an integrated circuit element having raised contact pads arranged in a predetermined pattern comprising the steps of providing a planar member of semi-conductor material; forming on one surface of said member a plurality of recesses of V-section serving to co-operate with the raised contact pads and thereby locate said element on the substrate; and forming on said one surface a plurality of metallic electrical contact areas arranged in said predetermined pattern, at least a portion of each contact area lying in a corresponding one of the recesses.
Claim 6
Independent Claim
95 words
A method of manufacturing a substrate for mounting an integrated circuit element having raised contact pads arranged in a predetermined pattern comprising the steps of providing a planar member of semi-conductor material; forming on one surface of said member a plurality of recesses of V-section serving to co-operate with the raised contact pads and thereby locate said element on the substrate; and forming on said one surface a plurality of metallic electrical contact areas arranged in said predetermined pattern, at least a portion of each contact area lying in a corresponding one of the recesses.
Claim 7
Dependent Claim
43 words
A method as claimed in claim 3, comprising the steps of providing the recesses in elongate form; and arranging the elongate recesses in two groups, the recesses of one group being substantially orthogonally disposed with respect to the recesses of the other group.
Claim 8
Dependent Claim
44 words
A method as claimed in claim 3, in which the contact pads on the chip are formed from fusible material, and comprising the step of applying heat to the pads to cause them to melt and thereby become bonded to their corresponding contact areas.
Claim 9
Dependent Claim
38 words
A method as claimed in claim 3, comprising the steps of forming said planar member from a silicon wafer cut in the (100) orientation; and selectively etching said recesses along orthogonally disposed preferred crystal planes in the silicon.
Claim 10
Dependent Claim
24 words
A method as claimed in claim 6, in which the silicon wafer is semi-circular in shape and is obtained by halving a circular wafer.
Claim 11
Dependent Claim
27 words
A method as claimed in claim 6, in which the silicon wafer is a quarter sector of a circle and is obtained by quartering a circular wafer.
Claim 12
Dependent Claim
40 words
A circuit structure as claimed in claim 1, in which the recesses are elongate in form and are arranged in two groups, the recesses of one group being substantially orthogonally disposed with respect to the recesses of the other group.
References Cited (Backward Citations)
US3585714A
Cited
US3716907A
Cited
US3725160A
Cited
US4070748A
Cited
DE2747414A1
Cited
GB1542572A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1984-09-07 | 1985-03-09 | 1985-09-08 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1988-09-07 | 1989-03-09 | 1989-09-08 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1992-09-07 | 1993-03-09 | 1993-09-08 | $7700.00 | Window Closed / Lapsed |