Patent US4288751A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4288751A Expired / Lapsed US ⏱️ 0.0 years remaining

Wave translating circuit

Assignee: NEC Corp
•
Filing: 1979-03-21
•
Granted: 1981-09-08
•
Expires: 1999-03-21
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A wave translating circuit includes a capacitor supplied with an input signal, a first resistor connected between a first potential point and the output of the capacitor, a second resistor connected between a second potential point and the output of the capacitor, and a limiter connected to the output of the capacitor.

Inventors

  • 👤 Ikio Yoshida
  • 👤 Kouzou Kage
  • 👤 Kazuhiro Ikeda
  • 👤 Yasuo Sato

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 17:17
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/003; H03K5/007

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 48 words
A wave translating circuit comprising capacitor means supplied with an input signal; limiter means for limiting the output of said capacitor means; and adder circuit means for adding the output of said limiter means to said input signal to produce an output signal from said wave translating circuit.
Claim 2
Dependent Claim 48 words
A wave translating circuit comprising capacitor means supplied with an input signal; limiter means for limiting the output of said capacitor means; and adder circuit means for adding the output of said limiter means to said input signal to produce an output signal from said wave translating circuit.
Claim 3
Dependent Claim 30 words
The wave translating circuit as claimed in claim 1, wherein said limiter means comprises a rectifier device connected between the output of said capacitor means and a predetermined potential point.
Claim 4
Dependent Claim 54 words
The wave translating circuit as claimed in either claim 1 or claim 2, wherein said adder circuit means comprises variable resistance means having input terminals coupled to the output of said limiter means and coupled to receive said input signal, respectively, and an output terminal coupled to the output of said wave translating means.

References Cited (Backward Citations)

US3237019A Cited
US3248658A Cited
US3463940A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1984-09-07 1985-03-09 1985-09-08 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1988-09-07 1989-03-09 1989-09-08 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1992-09-07 1993-03-09 1993-09-08 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag