US4260436A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Fabrication of moat resistor ram cell utilizing polycrystalline deposition and etching
Assignee: Harris Corp
•
Filing: 1980-02-19
•
Granted: 1981-04-07
•
Expires: 2000-02-19
Abstract
Abstract A RAM cell having a pair of transistors formed in two adjacent wells laterally separated from each other and surrounded laterally by a common doped polycrystalline semiconductor moat. Dielectrical insulation separate the wells from the moat. The moat is discontinuous, forming thereby a pair of resistors connected together at one end and disconnected at the discontinuity. Surface contacts bridge adjacent areas of the well and the moat which are of the same conductivity type whereby the moat forms the load resistor for the transistor. Each transistor includes a second emitter. First level interconnects include a first interconnect interconnecting an emitter from each transistor, a second interconnect parallel to the first contacting the connected end of the moat resistors, a pair of interconnects each interconnecting the bridge contact of one transistor to the base of the other, and a pair of contacts for the other emitter regions. Second level interconnects include a pair of parallel interconnects connected to a respective emitter contact and orthogonal to the first interconnect. A method of fabrication is also described.
Inventors
- 👤 David L. Taylor
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 02:50
CPC Classifications
H; H10; H10D; H10D1/00; H10D1/40; H10D1/47; H10B; H10B10/00; H10B10/10; H10D84/00; H10D84/60; H10D84/611; H10D84/613; H10W; H10W10/00; H10W10/01; H10W10/041; H10W10/40; H10W20/00; H10W20/40; H10B10/15
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
79 words
A method of fabricating moat resistors in an integrated circuit comprising: forming moats in a surface of a doped semiconductor material substrate; forming a layer of dielectric insulation in said moats; filling said moats with doped polycrystalline semiconductor material; and removing portions of said doped polycrystalline material in said moat to form distinct doped polycrystalline resistors in said moats, said dielectric isolation isolating said resistors from said substrate and laterally isolating surface regions of said substrate from each other.
Claim 2
Independent Claim
79 words
A method of fabricating moat resistors in an integrated circuit comprising: forming moats in a surface of a doped semiconductor material substrate; forming a layer of dielectric insulation in said moats; filling said moats with doped polycrystalline semiconductor material; and removing portions of said doped polycrystalline material in said moat to form distinct doped polycrystalline resistors in said moats, said dielectric isolation isolating said resistors from said substrate and laterally isolating surface regions of said substrate from each other.
Claim 3
Dependent Claim
55 words
The method of claim 1 wherein said forming said moats includes forming a common moat to laterally surround and divide two surface regions of said substrate, and said removing portions of said doped polycrystalline material in said common moat to create two moat resistors connected together at one end and disconnected at their other end.
Claim 4
Dependent Claim
34 words
The method of claim 2 including forming a transistor in each of said two surface regions of said substrate and forming surface interconnectors connecting said moat resistors as load resistors to a respective transistor.
Claim 5
Dependent Claim
42 words
The method of claim 3 wherein said moat is filled with polycrystalline semiconductor material of the same conductivity type as said substrate and said interconnectors are formed bridging adjacent areas of the moat resistors and the two surface regions of said substrate.
Claim 6
Dependent Claim
41 words
The method of claim 1 wherein said moat is filled with polycrystalline semiconductor material of the same conductivity type as said substrate and including forming surface interconnects bridging adjacent areas of said two surface regions of said substrate and said moat.
Claim 7
Independent Claim
88 words
A method of fabricating an integrated circuit memory cell comprising: forming moats in a surface of a doped semiconductor material substrate to laterally surround and divide two surface regions of said substrate; forming a layer of dielectric insulation in said moats; filling said moats with doped polycrystalline semiconductor material; removing portions of said doped polycrystalline material in said common moat to create two moat resistors connected together at one end and disconnected at this other end; and forming interconnectors connecting each moat resistor to said substrate surface regions.
Claim 8
Independent Claim
88 words
A method of fabricating an integrated circuit memory cell comprising: forming moats in a surface of a doped semiconductor material substrate to laterally surround and divide two surface regions of said substrate; forming a layer of dielectric insulation in said moats; filling said moats with doped polycrystalline semiconductor material; removing portions of said doped polycrystalline material in said common moat to create two moat resistors connected together at one end and disconnected at this other end; and forming interconnectors connecting each moat resistor to said substrate surface regions.
Claim 9
Dependent Claim
64 words
The method according to claim 6 including forming a transistor in each of said substrate regions including: diffusing impurities of a first conductivity type opposite a second conductivity type into said substrate to form base regions; and diffusing impurities of said second conductivity type into said base regions to form emitter regions and into said substrate and said polycrystalline material to form contact areas.
Claim 10
Dependent Claim
52 words
The method of claim 7 wherein said moat is filled with polycrystalline semiconductor material of the same conductivity type as said substrate, said contact area of a moat resistor and respective substrate region are adjacent and said interconnectors are formed bridging said adjacent contact areas of the moat resistors and the substrate.
Claim 11
Dependent Claim
138 words
The method according to claim 8 wherein diffusing impurities of said second conductivity type forms a second emitter in each of said base regions, and said method further includes: forming a layer of insulation on said substrate; forming openings in said substrate exposing all of said emitter regions, a portion of each of said base regions, a portion of each of said surface regions of said substrate and a portion of each of said moat resistors and said connected end of said moat resistors; applying a layer of conductive material; and delineating said conductive layer to form interconnects between each moat resistor, adjacent portion of a respective substrate region and a base region of the other substrate region, interconnects between one emitter of each of substrate surface regions and interconnects to said connected end of said moat resistor.
Claim 12
Dependent Claim
19 words
The method according to claim 9 wherein emitter interconnect is formed parallel to said connected end moat resistor interconnect.
Claim 13
Dependent Claim
67 words
The method according to claim 9 wherein said delineating further forms first level conductive contacts for the other emitter of each substrate surface regions and the method further includes forming an insulative layer over said first conductive layer, forming openings to said contact, forming a second layer of conductive material, and delineating said second layer of conductive material to form parallel interconnects for said emitter conductive elements.
References Cited (Backward Citations)
US3462650A
Cited
US3813584A
Cited
US3456335A
Cited
US3432792A
Cited
US3619739A
Cited
US3912556A
Cited
US4037306A
Cited
US4048649A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1984-04-06 | 1984-10-06 | 1985-04-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1988-04-06 | 1988-10-06 | 1989-04-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1992-04-06 | 1992-10-06 | 1993-04-07 | $7700.00 | Window Closed / Lapsed |