Patent US4249967A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4249967A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of manufacturing a light-emitting diode by liquid phase epitaxy

Assignee: ITT Inc
•
Filing: 1979-12-26
•
Granted: 1981-02-10
•
Expires: 1999-12-26
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A small-area light-emitting diode of the surface-emitting type has a double heterojunction semiconductor structure grown on a substrate. A semiconductor blocking layer having a hole formed therein is disposed between the substrate and the layers of the double heterojunction semiconductor structure to confine the transverse current flow for greater efficiency. A metallic contact layer is formed on the surface of the double heterojunction semiconductor structure on the side opposite the substrate and has a registering hole formed therein having a size approximately equal to the size of the hole formed in the semiconductor blocking layer and disposed in registration therewith along an axis perpendicular to the layers. The cap layer of the double heterojunction semiconductor structure may include a hole etched therethrough and in registration with the previously mentioned holes for better light emission. In a further embodiment, the light-emitting layer is restricted in surface area to a region aligned with said holes for even greater light efficiency and current confinement.

Inventors

  • 👤 Yet-Zen Liu
  • 👤 Shang-Yi Chiang

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 18:39
CPC Classifications
H; H10; H10H; H10H20/00; H10H20/80; H10H20/83; H10H20/831; H10H20/81; H10H20/811; H10H20/816; H10H20/8162; H10H20/822; H10H20/824

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 271 words
A method of making a small-area light-emitting diode structure of the surface-emitting type having a plurality of epitaxial semiconductor layers comprising the steps of: selecting a substrate layer of n-type or p-type gallium arsenide compound having a surface area extending over the length and breadth of the desired diode structure; growing in a furnace by liquid phase epitoxy on one surface of said substrate layer a thin blocking layer of doped semiconductor materials including gallium arsenide so as to form a junction of the opposite semiconductor type; removing said two-layer structure from said furnace and etching a first small-area hole through said blocking layer down to the surface of said substrate layer; placing said etched two-layer structure in said furnace and sequentially growing over said blocking layer a double heterostructure by liquid phase epitoxy comprising further doped semiconductor materials including gallium arsenide so as to form third, fourth, fifth and sixth layers, said third layer being of the same semiconductor type as said substrate layer and the fourth, fifth and sixth layers being of the opposite type, said fourth layer comprising an active light-emitting layer in the completed diode structure and said sixth layer comprising a cap layer; removing said six-layer structure from said furnace and depositing a metallic contacting layer on the upper surface of said cap layer; etching a second small-area hole, having a size approximately equal to the size of the first small-area hole, through said metal surface in alignment with said first hole on an axis perpendicular to the layer surfaces; and bonding the other surface of said substrate layer to a metallic contacting and supporting means.
Claim 2
Independent Claim 271 words
A method of making a small-area light-emitting diode structure of the surface-emitting type having a plurality of epitaxial semiconductor layers comprising the steps of: selecting a substrate layer of n-type or p-type gallium arsenide compound having a surface area extending over the length and breadth of the desired diode structure; growing in a furnace by liquid phase epitoxy on one surface of said substrate layer a thin blocking layer of doped semiconductor materials including gallium arsenide so as to form a junction of the opposite semiconductor type; removing said two-layer structure from said furnace and etching a first small-area hole through said blocking layer down to the surface of said substrate layer; placing said etched two-layer structure in said furnace and sequentially growing over said blocking layer a double heterostructure by liquid phase epitoxy comprising further doped semiconductor materials including gallium arsenide so as to form third, fourth, fifth and sixth layers, said third layer being of the same semiconductor type as said substrate layer and the fourth, fifth and sixth layers being of the opposite type, said fourth layer comprising an active light-emitting layer in the completed diode structure and said sixth layer comprising a cap layer; removing said six-layer structure from said furnace and depositing a metallic contacting layer on the upper surface of said cap layer; etching a second small-area hole, having a size approximately equal to the size of the first small-area hole, through said metal surface in alignment with said first hole on an axis perpendicular to the layer surfaces; and bonding the other surface of said substrate layer to a metallic contacting and supporting means.
Claim 3
Dependent Claim 38 words
The method of claim 1 including the further step of: prior to the final bonding step, etching a third hole through said second hole and through said cap layer down to the adjoining surface of said fifth layer.
Claim 4
Dependent Claim 21 words
The method of claim 1 wherein: all said six layers extend substantially across the length and breadth of said diode structure.
Claim 5
Dependent Claim 45 words
The method of claim 1 wherein: all said layers are deposited substantially over the length and breadth of said diode structure excepting said fourth active light-emitting layer, said fourth layer being deposited only over a restricted area lying between said holes and axially aligned therewith.

References Cited (Backward Citations)

US4053914A Cited
US3984262A Cited
US3968564A Cited
US4033796A Cited
US4194933A Cited
US4099999A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1984-02-10 1984-08-11 1985-02-10 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1988-02-10 1988-08-11 1989-02-10 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1992-02-10 1992-08-11 1993-02-10 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag