US4241435A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Electronic timepiece oscillator circuit
Assignee: Citizen Watch Co Ltd
•
Filing: 1979-10-03
•
Granted: 1980-12-23
•
Expires: 1999-10-03
Abstract
Abstract An electronic timepiece having a high frequency oscillator with a high level of frequency stability and an electronically controlled low frequency oscillator. The phase of a high frequency signal from the high frequency oscillator is compared with a signal from the low frequency oscillator, and a digital signal is produced in accordance with the phase difference. The digital signal alternately controls the frequency of the low frequency signal to be slightly greater than an exact submultiple of that of the high frequency signal and slightly less that an exact submultiple of the high frequency signal, so that with respect to a relatively long time interval the frequency of the low frequency signal is an exact submultiple of that of the high frequency signal, the low frequency signal being thereby utilizable as a timebase signal for the timepiece.
Inventors
- 👤 Hiro Fujita
- 👤 Akira Tsuzuki
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 01:51
CPC Classifications
G; G04; G04G; G04G3/00; G04G3/02; H; H03; H03L; H03L7/00
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
363 words
In an electronic timepiece having a timebase signal source for producing a standard timebase signal, a frequency divider responsive to said timebase signal for producing a unit time signal, timekeeping circuit means responsive to said unit time signal for producing time information and display means for displaying said time information, the improvement whereby said timebase signal source comprises: a high frequency oscillator circuit for producing a relatively high frequency signal, the frequency of said relatively high frequency signal being stable to a substantially high degree; an electronically controlled oscillator circuit for producing a relatively low frequency signal serving as said timebase signal; a phase comparator circuit for comparing the phase of said relatively high frequency signal with that of said relatively low frequency signal and for producing a phase comparison signal indicative of a phase relationship between said relatively high and low frequency signals; a feedback signal generation circuit responsive to said phase comparison signal for producing a digital feedback signal, said digital feedback signal being at a first logic level potential while the phase of said relatively low frequency signal is leading the phase of said relatively high frequency signal and being at a second logic level potential while the phase of said relatively low frequency signal is lagging that of said relatively high frequency signal; said digital feedback signal being applied as a frequency control signal to said electronically controlled oscillator circuit which is responsive to said second logic level potential state of said digital feedback signal for determining the frequency of said relatively low frequency signal to have a value which is equal to that of said relatively high frequency signal multiplied by a factor comprising the sum of a predetermined integer and a first positive real number with value less than one, said electronically controlled oscillator circuit being further responsive to said first logic level potential state of said digital feedback signal for determining the frequency of said relatively low frequency signal to have a value which is equal to that of said relatively high frequency signal multiplied by a factor comprising the difference between said predetermined integer and a second positive real number with value less than one.
Claim 2
Dependent Claim
363 words
In an electronic timepiece having a timebase signal source for producing a standard timebase signal, a frequency divider responsive to said timebase signal for producing a unit time signal, timekeeping circuit means responsive to said unit time signal for producing time information and display means for displaying said time information, the improvement whereby said timebase signal source comprises: a high frequency oscillator circuit for producing a relatively high frequency signal, the frequency of said relatively high frequency signal being stable to a substantially high degree; an electronically controlled oscillator circuit for producing a relatively low frequency signal serving as said timebase signal; a phase comparator circuit for comparing the phase of said relatively high frequency signal with that of said relatively low frequency signal and for producing a phase comparison signal indicative of a phase relationship between said relatively high and low frequency signals; a feedback signal generation circuit responsive to said phase comparison signal for producing a digital feedback signal, said digital feedback signal being at a first logic level potential while the phase of said relatively low frequency signal is leading the phase of said relatively high frequency signal and being at a second logic level potential while the phase of said relatively low frequency signal is lagging that of said relatively high frequency signal; said digital feedback signal being applied as a frequency control signal to said electronically controlled oscillator circuit which is responsive to said second logic level potential state of said digital feedback signal for determining the frequency of said relatively low frequency signal to have a value which is equal to that of said relatively high frequency signal multiplied by a factor comprising the sum of a predetermined integer and a first positive real number with value less than one, said electronically controlled oscillator circuit being further responsive to said first logic level potential state of said digital feedback signal for determining the frequency of said relatively low frequency signal to have a value which is equal to that of said relatively high frequency signal multiplied by a factor comprising the difference between said predetermined integer and a second positive real number with value less than one.
Claim 3
Dependent Claim
22 words
The improvement according to claim 1, in which said phase comparator circuit and said feedback signal generation circuit each comprise flip-flop circuits.
Claim 4
Dependent Claim
45 words
The improvement according to claim 2, in which said phase comparator circuit comprises a data-type flip-flop circuit having said relatively low frequency signal applied to a clock signal input terminal thereof and said relatively high frequency signal applied to a data signal input terminal thereof.
Claim 5
Dependent Claim
31 words
The improvement according to claim 2, in which said feedback signal generation circuit comprises a toggle-type flip-flop circuit having said phase comparison signal applied to a toggle signal input terminal thereof.
Claim 6
Dependent Claim
149 words
The improvement according to claim 1, in which said electronically controlled oscillator circuit comprises a quartz crystal-controlled oscillator circuit including: a quartz-crystal frequency-controlling element; a first capacitor coupled between a first terminal of said quartz crystal element and earth potential; first and second transmission gates coupled in common to another terminal of said quartz crystal element; first and second capacitors, connected respectively between inputs of said first and second transmission gates and earth potential; said digital feedback signal being applied to control input of said first transmission gate and applied in inverted form to a control input of said second transmission gate, whereby said first capacitor is connected to said quartz crystal element when said digital feedback signal is at a first logic level potential, and whereby said second capacitor is connected to said quartz crystal element when said digital feedback signal is at a second logic level potential.
Claim 7
Dependent Claim
86 words
The improvement according to claim 1, in which said electronically controlled oscillator circuit comprises an oscillator circuit whose frequency of oscillation is determined by a combination of resistive and capacitative elements, and which comprises a switching element coupled to at least one of said resistive and capacitative elements for controlling the effective value thereof in accordance with the logic level potential of said digital feedback signal, said digital feedback signal being applied to a control terminal of said switching element to control the operating state thereof.
Claim 8
Dependent Claim
18 words
The improvement according to claim 6, in which said switching element comprises at least one field effect transistor.
Claim 9
Dependent Claim
88 words
The improvement according to claim 1, and further comprising differentiator circuit means coupled between said electronically controlled oscillator circuit and said phase comparator circuit for producing a train of pulses of low duty cycle having identical phase and frequency to said relatively low frequency signal, and moreover comprising switching means provided at an input of said phase comparator and responsive to said low duty cycle pulses for transferring said relatively high frequency signal into said phase comparator circuit to be compared with said relatively low frequency signal phase.
Claim 10
Dependent Claim
21 words
The improvement according to claim 8, wherein said switching means comprises a transfer gate controlled by said low duty cycle pulses.
References Cited (Backward Citations)
US4173862A
Cited
US4159622A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1983-12-23 | 1984-06-23 | 1984-12-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1987-12-23 | 1988-06-23 | 1988-12-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1991-12-23 | 1992-06-23 | 1992-12-23 | $7700.00 | Window Closed / Lapsed |