US4159622A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Electronic timepiece having a main oscillator circuitry and secondary oscillator circuitry
Assignee: Suwa Seikosha KK
•
Filing: 1977-06-30
•
Granted: 1979-07-03
•
Expires: 1997-06-30
Abstract
Abstract An electronic timepiece having a main oscillator circuit and also having a secondary oscillator circuit for reducing the effect therefore of temperature on the accuracy of the timepiece is provided. The main oscillator circuit includes a first time standard and produces a high frequency time standard signal having a first frequency rate that is determined at least in part by the temperature characteristic of the first time standard. The secondary oscillator circuit includes a second time standard and produces second high frequency time standard signals having a second predetermined frequency determined at least in part by the temperature characteristic of the second time standard. Phase detection circuitry is provided for producing a phase detection signal in response to detecting a predetermined frequency difference in phase between the first and second high frequency time standard signals. A display is provided for displaying actual time in response to receiving a low frequency time signal produced by divider circuitry. A frequency adjustment circuit is coupled intermediate the phase detection circuitry and the divider circuitry for adjusting the frequency of the low frequency time signal produced by the divider circuitry in response to the phase detection signal being applied thereto.
Inventors
- 👤 Yoshikazu Akahane
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 14:05
CPC Classifications
G; G04; G04F; G04F5/00; G04F5/04; G04F5/06; G04G; G04G3/00; G04G3/02
Claims Analysis
Total Claims: 22
Claim 1
Independent Claim
201 words
An electronic timepiece comprising in combination a main oscillator means including a first time standard having a first temperature characteristic, said oscillator means being adapted to produce a first high frequency time standard signal having a first predetermined frequency rate determined at least in part by the temperature characteristic of said first time standard, a second oscillator means including a second time standard having a second temperature characteristic, said second oscillator means being adapted to produce a second high frequency time standard signal having a second predetermined frequency determined at least inpart by the temperature characteristic of said second time standard, phase detection means for producing a phase detection signal in response to detecting a predetermined difference in phase between said first high frequency time standard signal and said second high frequency time standard signal, first divider means for producing a low frequency time signal, display means for displaying actual time in response to said low frequency time signal applied thereto, and frequency adjustment means coupled intermediate said phase detection means and said first divider means for adjusting the frequency of said low frequency signal produced by said first divider means in response to said phase detection signal being applied thereto.
Claim 2
Dependent Claim
201 words
An electronic timepiece comprising in combination a main oscillator means including a first time standard having a first temperature characteristic, said oscillator means being adapted to produce a first high frequency time standard signal having a first predetermined frequency rate determined at least in part by the temperature characteristic of said first time standard, a second oscillator means including a second time standard having a second temperature characteristic, said second oscillator means being adapted to produce a second high frequency time standard signal having a second predetermined frequency determined at least inpart by the temperature characteristic of said second time standard, phase detection means for producing a phase detection signal in response to detecting a predetermined difference in phase between said first high frequency time standard signal and said second high frequency time standard signal, first divider means for producing a low frequency time signal, display means for displaying actual time in response to said low frequency time signal applied thereto, and frequency adjustment means coupled intermediate said phase detection means and said first divider means for adjusting the frequency of said low frequency signal produced by said first divider means in response to said phase detection signal being applied thereto.
Claim 3
Dependent Claim
34 words
An electronic timepiece as claimed in claim 1, wherein said frequency adjustment means includes frequency rate advancement means for advancing the frequency of said low frequency time signal produced by said first divider means.
Claim 4
Dependent Claim
35 words
An electronic timepiece as claimed in claim 1, wherein said frequency adjustment means includes frequency rate retarding means for retarding the frequency of said low frequency time standard signal produced by said first divider means.
Claim 5
Dependent Claim
36 words
An electronic timepiece as claimed in claim 1, wherein said frequency adjustment means includes frequency rate regulation means for advancing and retarding the frequency of said low frequency time signal produced by said first divider means.
Claim 6
Dependent Claim
62 words
An electronic timepiece as claimed in claim 1, wherein said phase detection means includes second divider means for receiving at least said first high frequency time standard signal and in response thereto outputting a first intermediate frequency signal, said first divider means being adapted to divide down said first intermediate frequency signal and produce said low frequency time signal in response thereto.
Claim 7
Dependent Claim
37 words
An electronic timepiece as claimed in claim 1, wherein said frequency adjustment means is adapted to add at least one pulse to said first intermediate frequency signal in response to said phase detection signal being applied thereto.
Claim 8
Dependent Claim
37 words
An electronic timepiece as claimed in claim 6, wherein said frequency adjustment means is adapted to subtract at least one pulse from said first intermediate frequency signal in response to each phase detection signal being applied thereto.
Claim 9
Dependent Claim
60 words
An electronic timepiece as claimed in claim 1, and including memory means disposed intermediate said phase detection means and said frequency adjustment means, said memory means being adapted to store a predetermined condition, and in response to detecting a coincidence between said predetermined condition stored therein and said phase detection signal, apply a corrective signal to said frequency adjustment means.
Claim 10
Dependent Claim
94 words
An electronic timepiece as claimed in claim 8, wherein said memory means includes a first storage counter means for storing a count representative of said predetermined condition, full-scale counter means for counting through a full-scale count in response to said phase detection signal being applied thereto, and comparator means for detecting coincidence in the count stored in said storage counter means and said full-scale counter means, and in response thereto for applying said corrective signal to said frequency adjustment means and a reset pulse to said full-scale counter to reset the count of same.
Claim 11
Dependent Claim
110 words
An electronic timepiece as claimed in claim 9, wherein said full-scale counter means includes timer means for starting said full-scale counter means counting in response to said phase detection signal being applied thereto, said timing means being further adapted to count through a predetermined interval of time, and after said predetermined interval of time, prevent said full-scale counter means from counting, and reset said storage counter means, said storage counter means being adapted to start counting until said phase detection signal is applied thereto, the count of said storage counter means at the time that said phase detection signal is applied thereto being the count representative of said predetermined condition.
Claim 12
Dependent Claim
104 words
An electronic timepiece as claimed in claim 8, wherein said memory means includes a full-scale counter means adapted to be counted through a full-scale count, said full-scale counter means being adapted to be reset in response to said phase detection signal being applied thereto, said memory means further including a programmable comparator means adapted to be preset to a predetermined count representative of said predetermined condition, said programmable comparator means being adapted to apply a pulse detection signal to said frequency adjustment means in response to said count of said full-scale counter means being coincident with the predetermined count of said programmable comparator means.
Claim 13
Dependent Claim
51 words
An electronic timepiece as claimed in claim 8, wherein said memory means includes a programmable timer means for selectively determining a predetermined interval, said programmable timer means including a gate means for gating said pulse detecting signal to said frequency adjustment means in the absence of said predetermined interval being detected.
Claim 14
Dependent Claim
170 words
An electronic timepiece as claimed in claim 12, wherein said timer means includes series-connected divider stages adapted to receive said low frequency timing signal, each of said divider stages being adapted to be reset in response to said phase detection signal being applied thereto, and comparator means coupled to each said divider stage, each of said comparator means having as a first input the signal produced by said divider stage, and as a second input, a programmable terminal, each said comparator means being adapted to produce an output signal in response to the count of said divider stage being coincident with the count of said programmable terminal, and output gate means for applying an output signal when the count of each of said comparators in coincident with the count of each of said divider stages, said output signal being adapted to inhibit the application of said phase detection signal to said frequency adjustment means and to inhibit said low frequency time signal from being applied to said series-connected divider stages.
Claim 15
Dependent Claim
35 words
An electronic timepiece as claimed in claim 13, and including programming means, coupled to each of said programmable terminals, said programming means being adapted to preset each of said programmable terminals to a predetermined count.
Claim 16
Dependent Claim
104 words
An electronic timepiece as claimed in claim 14, wherein said programming means includes a plurality of series-connected divider stages being adapted to be coupled to said programmable terminals, gating means for selectively gating a clock signal to said series-connected divider stages in response to a gating signal being applied thereto, and receiving means for receiving a control signal from a remote transmitter and in response thereto apply a gating signal to said gating means, the count of said divider stages of said programming means when said control signal is no longer received by said gating means defining the predetermined count of said programmable terminals.
Claim 17
Dependent Claim
34 words
An electronic timepiece as claimed in claim 12, and including a counter means disposed intermediate said phase detection means and said timer means for selectively determining a minimum predetermined interval of said timer means.
Claim 18
Dependent Claim
52 words
An electronic timepiece as claimed in claim 5, wherein said frequency adjustment means includes a pulse generating means for generating a pulse in response to said phase detection signal being applied thereto, and first gate means for adding said pulse to said first intermediate signal to thereby advance the timing rate thereof.
Claim 19
Dependent Claim
122 words
An electronic timepiece as claimed in claim 17, wherein said pulse generating means include flip-flop means adapted to be reset in response to said phase detection signal being applied thereto, and further gate means for detecting when said flip-flop means is reset and in response thereto for transmitting the next pulse of said first intermediate frequency signal, said second gating means being adapted to apply said pulse to said first gating means in order to add same to said first intermediate frequency signal, said second gating means being also adapted to apply said pulse to said flip-flop means to set same and prevent said second gate means from applying any further pulses of said intermediate frequency signal to said first gate means.
Claim 20
Dependent Claim
81 words
An electronic timepiece as claimed in claim 8, wherein said phase adjustment means includes inhibit circuit means coupled to said memory means for producing an inhibit pulse in response to said predetermined condition of said memory being compared to said phase detection signal, and inhibit gate means adapted to receive said first intermediate frequency signal and said inhibit pulse and in response thereto, inhibit at least one pulse of said first intermediate frequency signal and thereby retard the timing rate thereof.
Claim 21
Dependent Claim
46 words
An electronic timepiece as claimed in claim 1, wherein said first and second oscillator means both include at least one tuning capacitor means commonly coupled to each other to effect a common variation of the frequencies of the respective high frequency time standard signals produced thereby.
Claim 22
Dependent Claim
33 words
An electronic timepiece as claimed in claim 20, wherein said first and second oscillator means both include temperature compensating capacitor means, both of said temperature compensating capacitor means having respective predetermined temperature characteristics.
References Cited (Backward Citations)
US3451210A
Cited
US3508391A
Cited
US3881310A
Cited
DE2250389A1
Cited
US3938316A
Cited
US3999370A
Cited
CH573625B5
Cited
US3978650A
Cited
CH581348B5
Cited
DE2508915A1
Cited
US4023344A
Cited
US4068462A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1982-07-02 | 1983-01-01 | 1983-07-03 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1986-07-02 | 1987-01-01 | 1987-07-03 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1990-07-02 | 1991-01-01 | 1991-07-03 | $7700.00 | Window Closed / Lapsed |