US4240097A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Field-effect transistor structure in multilevel polycrystalline silicon
Assignee: Texas Instruments Inc
•
Filing: 1977-05-31
•
Granted: 1980-12-16
•
Expires: 1997-05-31
Abstract
Abstract An ion-implanted lightly-doped polycrystalline silicon strip in an N-channel silicon gate integrated circuit device functions as a resistor element which exhibits transistor action. The impedance of the resistor element changes in response to the voltage on an underlying polycrystalline silicon area which is insulated from the resistor element by a thin silicon oxide layer. This resistor element is used as a load in a static RAM cell array and lowers the power dissipation of the array; the resistance is high for stored zeros and low for stored logic ones.
Inventors
- 👤 Joseph H. Raymond, Jr.
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 10:44
CPC Classifications
H; H10; H10D; H10D1/00; H10D1/40; H10D1/47; G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/41; G11C11/412; H10B; H10B10/00; H10B10/15; H10W; H10W20/00; H10W20/20; H10W20/40
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
152 words
A field-effect transistor device comprising a semiconductor body, the first layer being doped with conductivity-determining impurity at a first level to function as a conductor, conductive means connected to the first layer to apply bias voltage thereto, a second layer of crystalline silicon on said face overlying at least part of the first layer and insulated therefrom by a thin insulating layer of thickness such that the voltage on the first layer significantly influences conduction in the second level through said thin insulating layer, the second level including a part which is closely adjacent and overlying the first level and which is doped with conductivity-determining impurity at a second level which is less than said first level to function as an element having more impedence than said first level, and regions connected to opposite ends of said part and containing conductivity-determining impurity to render the regions more highly conductive than said part.
Claim 2
Dependent Claim
152 words
A field-effect transistor device comprising a semiconductor body, the first layer being doped with conductivity-determining impurity at a first level to function as a conductor, conductive means connected to the first layer to apply bias voltage thereto, a second layer of crystalline silicon on said face overlying at least part of the first layer and insulated therefrom by a thin insulating layer of thickness such that the voltage on the first layer significantly influences conduction in the second level through said thin insulating layer, the second level including a part which is closely adjacent and overlying the first level and which is doped with conductivity-determining impurity at a second level which is less than said first level to function as an element having more impedence than said first level, and regions connected to opposite ends of said part and containing conductivity-determining impurity to render the regions more highly conductive than said part.
Claim 3
Dependent Claim
25 words
A device according to claim 1 wherein the conductivity-determining impurity is diffused phosphorus and the lightly-doped part of the second level is implanted with phosphorus.
Claim 4
Dependent Claim
29 words
A device according to claim 1 wherein N-channel silicon-gate MOS transistors are formed in the body at said face and the first level provides the gates of such transistors.
Claim 5
Dependent Claim
25 words
A device according to claim 3 wherein the voltage on the first level via said conductive means is controlled by one of said MOS transistors.
References Cited (Backward Citations)
US3519901A
Cited
US3576478A
Cited
US3667008A
Cited
US3792384A
Cited
US3999210A
Cited
US4041518A
Cited
US3936865A
Cited
US3902188A
Cited
UST964009I4
Cited
US4157558A
Cited
US4055444A
Cited
US4125854A
Cited
US4112575A
Cited
US4112509A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1983-12-16 | 1984-06-16 | 1984-12-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1987-12-16 | 1988-06-16 | 1988-12-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1991-12-16 | 1992-06-16 | 1992-12-16 | $7700.00 | Window Closed / Lapsed |