Patent US4205301A successfully refreshed from Google Patents.
US4205301A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Error detecting system for integrated circuit
Assignee: Fujitsu Ltd
•
Filing: 1978-03-17
•
Granted: 1980-05-27
•
Expires: 1998-03-17
Abstract
Abstract An integrated circuit such as a microprocesser in which a plurality of the digital functional blocks are provided with error detecting circuits, and a log-out mechanism is provided for outputting the result of operation of the error detecting circuits to the outside.
Inventors
- 👤 Masahide Hisazawa
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 19:51
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/07; G06F11/08; G06F11/10; G06F11/0703; G06F11/0706; G06F11/073; G06F11/0766; G06F11/0772
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
116 words
An integrated circuit comprising: a plurality of cooperating functional block means for processing digital signals, each block comprising digital circuitry and being formed with redundancy means for allowing detection of malfunctions; a plurality of error detecting circuit means, each connected to one of said functional block means, for detecting malfunctions of the corresponding functional block means; a plurality of memory element means, each connected to one of said error detecting circuit means, for storing a predetermined value when the corresponding error detecting circuit means detects a malfunction; and a log-out mechanism means, connected to said plurality of memory element means, for outputting the contents of said memory element means to the outside of the integrated circuit.
Claim 2
Dependent Claim
116 words
An integrated circuit comprising: a plurality of cooperating functional block means for processing digital signals, each block comprising digital circuitry and being formed with redundancy means for allowing detection of malfunctions; a plurality of error detecting circuit means, each connected to one of said functional block means, for detecting malfunctions of the corresponding functional block means; a plurality of memory element means, each connected to one of said error detecting circuit means, for storing a predetermined value when the corresponding error detecting circuit means detects a malfunction; and a log-out mechanism means, connected to said plurality of memory element means, for outputting the contents of said memory element means to the outside of the integrated circuit.
Claim 3
Dependent Claim
43 words
An integrated circuit according to claim 1, further comprising reset means connected between each of said plurality of memory element means and said log-out mechanism means for resetting said memory element means according to a designation from the outside of the integrated circuit.
Claim 4
Dependent Claim
32 words
An integrated circuit according to claim 1 or 2, further comprising validity checking code generator means for checking the validity of at least one of said plurality of error detecting circuit means.
Claim 5
Dependent Claim
40 words
An integrated circuit according to claim 2, wherein said log-out mechanism means further comprises a counter, a decoder connected to said counter, and a multiplexer, said multiplexer being connected to said decoder and to said plurality of memory element means.
Claim 6
Dependent Claim
40 words
An integrated circuit according to claim 2, wherein said log-out mechanism means further comprises a register, a decoder connected to said register, and a multiplexer, said multiplexer being connected to said decoder and to said plurality of memory element means.
Claim 7
Dependent Claim
18 words
An integrate circuit according to claim 2, wherein said plurality of memory element means comprises a shift register.
References Cited (Backward Citations)
US3465132A
Cited
US3573727A
Cited
US3629825A
Cited
US3685015A
Cited
US3946216A
Cited
US3863217A
Cited
US4035766A
Cited
US4001818A
Cited
US4044328A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1983-05-27 | 1983-11-26 | 1984-05-27 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1987-05-27 | 1987-11-26 | 1988-05-27 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1991-05-27 | 1991-11-26 | 1992-05-27 | $7700.00 | Window Closed / Lapsed |