← Back to Patent Explorer
US4197144A Expired / Lapsed US ⏱️ 0.0 years remaining

Method for improving writing of information in memory targets

Assignee: General Electric Co
•
Filing: 1978-09-21
•
Granted: 1980-04-08
•
Expires: 1998-09-21
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The amount of charge written into the insulator layer of an electron-beam-addressed metal-insulator-semiconductor target is increased by increasing the number of defects in the insulator to provide additional charge trapping and storage sites. Ion implantation techniques for accomplishing the increase of charge trapping sites are disclosed.

Inventors

  • 👤 Conilee G. Kirkpatrick
  • 👤 George E. Possin
  • 👤 Virgil L. Stout

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-06 09:45
CPC Classifications
H; H10; H10D; H10D64/00; H10D64/01; H10D64/013; H10D64/01302; H10D64/01332; H10D64/01336; H10D64/0134; G; G11; G11C; G11C11/00; G11C11/21; G11C11/23; H10D64/01338; H10P; H10P30/00; H10P30/40; Y; Y10; Y10S; Y10S148/00; Y10S148/024; Y10S148/093; Y10S148/128; Y10S438/00; Y10S438/91

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 139 words
A method for producing an improved data storage target for a memory addressed by an electron beam, comprising the steps of: (a) providing a substrate of a first polarity-type semiconductor material; (b) fabricating upon an entire major surface of the semiconductor substrate a layer of an opposite polarity-type of the semiconductor material; (c) fabricating a single layer of insulative material upon the entire area of a surface of the semiconductor layer furthest from the semiconductor substrate; (d) generating a multiplicity of defects in the entire volume of the insulative material layer adjacent to the interface thereof with said semiconductor layer, to provide sites at which electrical charge will be trapped responsive to inpingement thereon of said electron beam; and (e) fabricating a layer of condcutive material upon the entire surface of the insulative layer furthest from the semiconductor layer.
Claim 2
Independent Claim 139 words
A method for producing an improved data storage target for a memory addressed by an electron beam, comprising the steps of: (a) providing a substrate of a first polarity-type semiconductor material; (b) fabricating upon an entire major surface of the semiconductor substrate a layer of an opposite polarity-type of the semiconductor material; (c) fabricating a single layer of insulative material upon the entire area of a surface of the semiconductor layer furthest from the semiconductor substrate; (d) generating a multiplicity of defects in the entire volume of the insulative material layer adjacent to the interface thereof with said semiconductor layer, to provide sites at which electrical charge will be trapped responsive to inpingement thereon of said electron beam; and (e) fabricating a layer of condcutive material upon the entire surface of the insulative layer furthest from the semiconductor layer.
Claim 3
Dependent Claim 32 words
The method as set forth in claim 1, wherein step (d) comprises the step of implanting ion within the insulative material layer to generate said multiplicity of defects adjacent to the interface.
Claim 4
Dependent Claim 27 words
The method as set forth in claim 2, wherein the ions are of elements selected from the group consisting of nitrogen, neon, helium, aluminum, argon and silicon.
Claim 5
Dependent Claim 22 words
The method as set forth in claim 2, wherein the insulative material is silicon dioxide and the implanted ions are silicon ions.
Claim 6
Dependent Claim 24 words
The method as set forth in claim 4, wherein the silicon ions are implanted with an energy of between about 80keV. and about 350keV.
Claim 7
Dependent Claim 51 words
The method as set forth in claim 2, wherein the number of ions implanted is sufficient to generate from about 10 13 to about 10 14 additional defects sites per square-centimeter, within a distance on the order of hundreds of angstroms into the insulative layer from the insulative layer-semiconductive layer interface.
Claim 8
Dependent Claim 29 words
The method as set forth in claim 2, wherein step (d) further includes the step of annealing the ion-implanted target to remove any damage to the semiconductor layer thereof.
Claim 9
Dependent Claim 26 words
The method as set forth in claim 7, wherein the annealing step is carried out at a temperature from about 600° C. to about 900° C.
Claim 10
Dependent Claim 24 words
The method as set forth in claim 8 wherein the annealing step is carried out in one of vacuum and an inert gas atmosphere.

References Cited (Backward Citations)

US3929512A Cited
US3761895A Cited
US3897274A Cited
US3952325A Cited
US3931632A Cited
US4021787A Cited
US3945031A Cited
US4027320A Cited
US4081292A Cited
US4035820A Cited
US4047974A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1983-04-08 1983-10-08 1984-04-08 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1987-04-08 1987-10-08 1988-04-08 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1991-04-08 1991-10-08 1992-04-08 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag