US4174252A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of defining contact openings in insulating layers on semiconductor devices without the formation of undesirable pinholes
Assignee: RCA Corp
•
Filing: 1978-07-26
•
Granted: 1979-11-13
•
Expires: 1998-07-26
Abstract
Abstract A p-n junction silicon semiconductor device passivated with a first layer of oxygen-doped polycrystalline silicon and a second layer of silicon nitride, is treated to provide contact openings through to the silicon substrate by first depositing an undoped polycrystalline silicon layer over the silicon nitride layer, coating with photoresist, exposing and developing the photoresist to provide an opening to the polycrystalline silicon layer, etching through said latter layer with a particular etchant solution that etches large diameter openings at a faster rate than small diameter openings, and etching through the passivating layers whereby the desired contact opening is etched through to the substrate but pinhole openings less than about 2 microns in diameter in the photoresist layer are not propagated through the passivating layers.
Inventors
- 👤 Henry Kressel
- 👤 Mark A. Spak
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 21:03
CPC Classifications
H; H10; H10P; H10P50/00; H10P50/60; H10P50/66; H10P50/663; H10P50/667; H10P76/00; H10P76/40; Y; Y10; Y10S; Y10S438/00; Y10S438/958
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
139 words
In a method of defining a contact opening to a semiconductor device having one or more passivating layers thereon whereby an inert layer is applied over said passivating layer, a layer of photoresist is applied over said inert layer, said photoresist exposed to a light pattern, developed to leave openings in the photoresist layer where the desired contact openings are to be formed, and the device contacted with one or more etchant solutions to propagate said openings through the inert and passivating layers to the substrate, the improvement which comprises applying as the inert layer a layer of undoped polycrystalline or amorphous silicon and employing an etchant solution for etching said inert layer which etches large diameter openings faster than small diameter openings such that small diameter openings in the photoresist layer are not propagated through said inert layer.
Claim 2
Dependent Claim
139 words
In a method of defining a contact opening to a semiconductor device having one or more passivating layers thereon whereby an inert layer is applied over said passivating layer, a layer of photoresist is applied over said inert layer, said photoresist exposed to a light pattern, developed to leave openings in the photoresist layer where the desired contact openings are to be formed, and the device contacted with one or more etchant solutions to propagate said openings through the inert and passivating layers to the substrate, the improvement which comprises applying as the inert layer a layer of undoped polycrystalline or amorphous silicon and employing an etchant solution for etching said inert layer which etches large diameter openings faster than small diameter openings such that small diameter openings in the photoresist layer are not propagated through said inert layer.
Claim 3
Dependent Claim
24 words
A method according to claim 1 wherein the thickness of said inert layer is at least twice the diameter of the small diameter openings.
Claim 4
Dependent Claim
19 words
A method according to claim 1 wherein said small openings have a diameter of less than about 2 microns.
Claim 5
Dependent Claim
52 words
A method according to claim 1 wherein said etchant solution is an aqueous solution of nitric and hydrofluoric acids in a proportion of from about 65 to 99 volume percent of 70 percent by weight nitric acid and from about 35 to 1 volume percent of 49 percent by weight hydrofluoric acid.
Claim 6
Dependent Claim
14 words
A method according to claim 1 wherein said inert layer is undoped polycrystalline silicon.
Claim 7
Dependent Claim
39 words
A method according to claim 4 in which said polycrystalline silicon layer is etched with an aqueous solution comprising 99 volume percent of 70 percent by weight HNO 3 and 1 volume percent of 49 percent by weight HF.
Claim 8
Dependent Claim
24 words
A method according to claim 1 in which the etching of said inert layer is carried out at a temperature below about 0° C.
Claim 9
Dependent Claim
13 words
A method according to claim 1 or 4 wherein said semiconductor is silicon.
Claim 10
Dependent Claim
18 words
A method according to claim 4 or 8 wherein said semiconductor is silicon having a p-n junction therein.
References Cited (Backward Citations)
US3592707A
Cited
US3967310A
Cited
US3673018A
Cited
US4001873A
Cited
US4014037A
Cited
US4063275A
Cited
US4062707A
Cited
US4134125A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1982-11-12 | 1983-05-14 | 1983-11-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1986-11-12 | 1987-05-14 | 1987-11-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1990-11-12 | 1991-05-14 | 1991-11-13 | $7700.00 | Window Closed / Lapsed |