← Back to Patent Explorer
US4014037A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor device

Assignee: Sony Corp
•
Filing: 1975-03-24
•
Granted: 1977-03-22
•
Expires: 1995-03-24
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A polycrystalline silicon layer as a passivation layer formed on a semiconductor single crystal layer in a semiconductor device and in which polycrystalline silicon layer contains 2 to 45 atomic percent of oxygen. This layer can be formed under accurate control by utilizing a mixed gas of nitrogen oxide as an oxygen supply source and a silicon compound as a silicon supply source is thermally decomposed. The polycrystalline silicon is constituted of grains comprising single crystals of silicon. Oxygen atoms are uniformly distributed in the grains. Substantially no SiO 2 layer exists between the grains and the semiconductor single crystal layer.

Inventors

  • 👤 Takeshi Matsushita
  • 👤 Hisao Hayashi
  • 👤 Teruaki Aoki
  • 👤 Hisayoshi Yamoto
  • 👤 Yoshiyuki Kawada

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 15:43
CPC Classifications
H; H10; H10P; H10P14/00; H10P14/60; H10P14/69; H10P14/692; H10P14/6921; H10P14/69215; H10P14/63; H10P14/6326; H10P14/6328; H10P14/6334; H10P14/66; H10P14/668; H10P14/6681; H10P14/6682; H10W; H10W74/00; H10W74/40; H10W74/481; H10P14/6302; H10P14/6304; H10P14/6306; H10P14/6308; H10P14/6309; H10P14/6322; Y; Y10; Y10S; Y10S257/00; Y10S257/905

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 58 words
A semiconductor device comprising: a semiconductor single crystal substrate; a polycrystalline silicon layer containing oxygen in the range of 2 to 45 atomic percent on and in substantially electrical contact with said substrate; said layer having a predetermined electric property such that the surface state of said substrate is substantially unaffected by an electric field across said layer.
Claim 2
Dependent Claim 58 words
A semiconductor device comprising: a semiconductor single crystal substrate; a polycrystalline silicon layer containing oxygen in the range of 2 to 45 atomic percent on and in substantially electrical contact with said substrate; said layer having a predetermined electric property such that the surface state of said substrate is substantially unaffected by an electric field across said layer.
Claim 3
Dependent Claim 71 words
A semiconductor device comprising: a semiconductor single crystal substrate; two semiconductor regions in said substrate forming a P-N junction therebetween ending at a surface of said substrate; a polycrystalline silicon layer containing oxygen in the range of 2 to 45 atomic percent on and in substantially electrical contact with said surface; said layer having a predetermined resistivity that relieves an electric field accompanying said junction when the latter is electrically biased.
Claim 4
Dependent Claim 71 words
A semiconductor device comprising: a semiconductor single crystal substrate; two semiconductor regions in said substrate forming a P-N junction therebetween ending at a surface of said substrate; a polycrystalline silicon layer containing oxygen in the range of 2 to 45 atomic percent on and in substantially electrical contact with said surface; said layer having a predetermined resistivity that relieves an electric field accompanying said junction when the latter is electrically biased.
Claim 5
Dependent Claim 17 words
A semiconductor device according to claim 1, further including a silicon dioxide layer on said polycrystalline layer.
Claim 6
Dependent Claim 35 words
A semiconductor device according to claim 1, in which electric charges moved into said layer from said substrate substantially compensate electric charges above said layer or said electric field which otherwise affect said surface state.
Claim 7
Dependent Claim 15 words
A semiconductor device according to claim 1, further including an electric conductor above said layer.

References Cited (Backward Citations)

SE300472B Cited
US3391287A Cited
US3710204A Cited
US3649884A Cited
US3755721A Cited
US3878549A Cited
JPS4731870U Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1980-03-21 1980-09-20 1981-03-22 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1984-03-21 1984-09-20 1985-03-22 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1988-03-21 1988-09-20 1989-03-22 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag