US4172907A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of protecting bumped semiconductor chips
Assignee: Bull HN Information Systems Inc
•
Filing: 1977-12-29
•
Granted: 1979-10-30
•
Expires: 1997-12-29
Abstract
Abstract A method of protecting from physical damage the upper surface of medium and large scale integrated IC circuit chips. Certain types of IC chips are provided with a plurality of input/output terminals, or bumps, which project above the upper surface of the chips on which they are formed. The upper surface of each such chip, including its bumps, are spin coated with a thin adhesion promoter which is then dried. The chips and its terminals are next spin coated with a layer of a heat curable resin which is partially cured. The resin and the adhesion promoter are then removed from the upper surfaces of the bump by rubbing with a soft abrasive material. The resin remaining on each IC chip is then finally cured.
Inventors
- 👤 Arthur H. Mones
- 👤 James E. O'Keefe
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 15:25
CPC Classifications
H; H10; H10W; H10W42/00; H10W42/121; H10W74/00; H10W74/01; H10W74/10; H10W74/131; H10W74/137; H10W74/40; H10W74/47; H10W72/00; H10W72/20; H10W72/251; H10W72/90; H10W72/921; H10W72/923; H10W72/941; H10W72/944; H10W72/9445; H10W72/951; H10W72/952; Y; Y10; Y10S; Y10S438/00; Y10S438/959
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
148 words
A method of protecting from physical damage an integrated circuit chip having a substantially planar upper surface, a plurality of I/O bumps formed on said upper surface, each of said bumps having a top surface projecting a substantially uniform distance above the upper surface of the chip, said method comprising the steps of: applying a coating of a curable resin adherable to the upper surface of the chip, said coating having a substantially uniform thickness over the upper surface of the chip and covering the top surfaces of the I/O bumps of the chip, the thickness of the coating on the upper surface of the chip being slightly less than the distance the bumps project above the upper surface; partially curing the resin; removing the partially cured resin from the top surfaces of the bumps by mechanical means; and final curing of the resin remaining on the chip.
Claim 2
Independent Claim
148 words
A method of protecting from physical damage an integrated circuit chip having a substantially planar upper surface, a plurality of I/O bumps formed on said upper surface, each of said bumps having a top surface projecting a substantially uniform distance above the upper surface of the chip, said method comprising the steps of: applying a coating of a curable resin adherable to the upper surface of the chip, said coating having a substantially uniform thickness over the upper surface of the chip and covering the top surfaces of the I/O bumps of the chip, the thickness of the coating on the upper surface of the chip being slightly less than the distance the bumps project above the upper surface; partially curing the resin; removing the partially cured resin from the top surfaces of the bumps by mechanical means; and final curing of the resin remaining on the chip.
Claim 3
Dependent Claim
199 words
A process for protecting from physical damage integrated circuit elements having substantially planar upper surfaces, a plurality of I/O bumps formed on the upper surface of each of said elements, said bumps projecting above the top surface of each of said elements, said bumps of each element each having a top surface substantially coplanar with and at a substantially equal height above the upper surface of the element on which said bumps are formed, said process comprising the steps of: applying a thin first coating of substantially uniform thickness of an adhesion promoter over the upper surface of each of the elements and the bumps projecting above the upper surface of each of said elements; applying a second coating of a curable resin of substantially uniform thickness over said first coating, the thickness of the first and second coatings above the upper surface of each of said elements being less than the height of the bumps of each of said elements; partially curing the second coating; removing the partially cured second coating and the first coating from the top surfaces of the bumps of each element by mechanical means; and final curing of the second coating of each element.
Claim 4
Dependent Claim
199 words
A process for protecting from physical damage integrated circuit elements having substantially planar upper surfaces, a plurality of I/O bumps formed on the upper surface of each of said elements, said bumps projecting above the top surface of each of said elements, said bumps of each element each having a top surface substantially coplanar with and at a substantially equal height above the upper surface of the element on which said bumps are formed, said process comprising the steps of: applying a thin first coating of substantially uniform thickness of an adhesion promoter over the upper surface of each of the elements and the bumps projecting above the upper surface of each of said elements; applying a second coating of a curable resin of substantially uniform thickness over said first coating, the thickness of the first and second coatings above the upper surface of each of said elements being less than the height of the bumps of each of said elements; partially curing the second coating; removing the partially cured second coating and the first coating from the top surfaces of the bumps of each element by mechanical means; and final curing of the second coating of each element.
Claim 5
Dependent Claim
139 words
A process for protecting from physical damage an integrated semiconductor circuit chip having a substantially planar upper surface, a plurality of I/O bumps formed on said upper surface, each of said bumps having a top surface substantially coplanar with the upper surface of the chip and spaced above the upper surface a substantially uniform distance, said process comprising the steps of: applying a coating of a resin of substantially uniform thickness over the chip and its bumps, the thickness of said coating above the planar upper surface of the semiconductor chip being slightly less than the distance the top surfaces of the bumps are spaced above the upper surface of the chip; partially curing the second coating; removing the partially cured resin from the top surfaces of the bumps by mechanical means; and final curing of the second coating.
Claim 6
Dependent Claim
139 words
A process for protecting from physical damage an integrated semiconductor circuit chip having a substantially planar upper surface, a plurality of I/O bumps formed on said upper surface, each of said bumps having a top surface substantially coplanar with the upper surface of the chip and spaced above the upper surface a substantially uniform distance, said process comprising the steps of: applying a coating of a resin of substantially uniform thickness over the chip and its bumps, the thickness of said coating above the planar upper surface of the semiconductor chip being slightly less than the distance the top surfaces of the bumps are spaced above the upper surface of the chip; partially curing the second coating; removing the partially cured resin from the top surfaces of the bumps by mechanical means; and final curing of the second coating.
Claim 7
Independent Claim
183 words
A method for protecting from physical damage elements of electronic circuits formed on a semiconductor wafer, each element having a substantially planar upper surface, a plurality of input/output terminal bumps formed on the upper surface of each of said elements, each of the bumps having a top surface, the height of the top surfaces of the bumps of each element above the upper surface of the element on which the bumps are formed being substantially equal, said method comprising: spin coating a layer of a thermally curable resin on the wafer, the thickness of the layer above the planar top surface of each of the elements being slightly less than the height of the bumps of each of said element; heating the wafer to a predetermined range of temperature to partially cure the said coating; rubbing a soft eraser over the top surface of said layer to remove the said layer from the top surface of the bumps; and heating the wafer and its coatings to a predetermined range of temperatures for a predetermined period of time to substantially completely cure said coating.
Claim 8
Independent Claim
183 words
A method for protecting from physical damage elements of electronic circuits formed on a semiconductor wafer, each element having a substantially planar upper surface, a plurality of input/output terminal bumps formed on the upper surface of each of said elements, each of the bumps having a top surface, the height of the top surfaces of the bumps of each element above the upper surface of the element on which the bumps are formed being substantially equal, said method comprising: spin coating a layer of a thermally curable resin on the wafer, the thickness of the layer above the planar top surface of each of the elements being slightly less than the height of the bumps of each of said element; heating the wafer to a predetermined range of temperature to partially cure the said coating; rubbing a soft eraser over the top surface of said layer to remove the said layer from the top surface of the bumps; and heating the wafer and its coatings to a predetermined range of temperatures for a predetermined period of time to substantially completely cure said coating.
Claim 9
Independent Claim
198 words
A method for protecting from physical damage elements of electronic circuits formed on a semiconductor wafer, each element having a substantially planar upper surface and a plurality of input/output bumps formed on the upper surface of each of said elements, each of the bumps having a top surface, the height of the top surfaces of the bumps of each of said element above the upper surface of the element on which the bumps are formed being substantially equal, said method comprising: spin coating the top surface of the elements of the wafer and their I/O bumps with a thin first layer of colloidal silica; drying the layer of colloidal silica; spin coating said first layer with a second layer of a thermally curable polyimide, the thickness of the first and second coatings above the planar upper surface of each of the elements being slightly less than the height of the bumps of said element; heating the wafer and its coatings to partially cure the second coating; rubbing a soft abrasive material over said elements to remove said first and second layers from the top surfaces of the bumps; and heating the wafer to substantially cure said second coating.
Claim 10
Independent Claim
198 words
A method for protecting from physical damage elements of electronic circuits formed on a semiconductor wafer, each element having a substantially planar upper surface and a plurality of input/output bumps formed on the upper surface of each of said elements, each of the bumps having a top surface, the height of the top surfaces of the bumps of each of said element above the upper surface of the element on which the bumps are formed being substantially equal, said method comprising: spin coating the top surface of the elements of the wafer and their I/O bumps with a thin first layer of colloidal silica; drying the layer of colloidal silica; spin coating said first layer with a second layer of a thermally curable polyimide, the thickness of the first and second coatings above the planar upper surface of each of the elements being slightly less than the height of the bumps of said element; heating the wafer and its coatings to partially cure the second coating; rubbing a soft abrasive material over said elements to remove said first and second layers from the top surfaces of the bumps; and heating the wafer to substantially cure said second coating.
References Cited (Backward Citations)
US3165430A
Cited
US3549398A
Cited
US3663277A
Cited
US3730751A
Cited
US3978578A
Cited
US4017340A
Cited
US4115602A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1982-10-29 | 1983-04-30 | 1983-10-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1986-10-29 | 1987-04-30 | 1987-10-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1990-10-29 | 1991-04-30 | 1991-10-30 | $7700.00 | Window Closed / Lapsed |