Patent US4158883A successfully refreshed from Google Patents.
US4158883A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Refresh control system
Assignee: Hitachi Ltd
•
Filing: 1976-11-01
•
Granted: 1979-06-19
•
Expires: 1996-11-01
Abstract
Abstract In a refresh control system including a main memory having a volatile memory, at least one processing unit for accessing the main memory, a memory bus for effecting signal transfer between the main memory and the processing unit and a supervision circuit for allotting use of the memory bus in response to a request signal, the refresh control system is characterized by a refresh control circuit for transferring the request signal to the supervision circuit at the time the refresh signal is required and for commanding the initiation of the refresh operation to the main memory in response to a grant signal from the supervision circuit.
Inventors
- 👤 Shinji Kadono
- 👤 Tsuneyo Chiba
- 👤 Kiyoshi Umezawa
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-24 22:31
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/406; G06; G06F; G06F13/00; G06F13/14; G06F13/16; G06F13/1605; G06F13/161; G06F13/1636
Claims Analysis
Total Claims: 16
Claim 1
Independent Claim
187 words
A refresh control system comprising: memory means having a volatile memory for storing data; memory control means; processing means for accessing said memory means via said memory control means to write data into and read data from said memory by generating memory request signals; a memory bus connected to said memory control means and said processing means for effecting signal transfer between said memory control means and said processing means; supervision means connected to said memory bus and responsive to a memory request signal from said memory control means for generating a grant signal signifying permission to use said memory bus when it is not in use and for forwarding said grant signal to said memory bus; and refresh control means included in said memory control means for transferring a memory request signal signifying a refresh operation to said supervision means via said memory bus at a predetermined time, and generating a signal commanding the execution of the refresh operation to said memory means in response to said grant signal from said supervision means which is generated in response to said request signal for the refresh operation.
Claim 2
Dependent Claim
187 words
A refresh control system comprising: memory means having a volatile memory for storing data; memory control means; processing means for accessing said memory means via said memory control means to write data into and read data from said memory by generating memory request signals; a memory bus connected to said memory control means and said processing means for effecting signal transfer between said memory control means and said processing means; supervision means connected to said memory bus and responsive to a memory request signal from said memory control means for generating a grant signal signifying permission to use said memory bus when it is not in use and for forwarding said grant signal to said memory bus; and refresh control means included in said memory control means for transferring a memory request signal signifying a refresh operation to said supervision means via said memory bus at a predetermined time, and generating a signal commanding the execution of the refresh operation to said memory means in response to said grant signal from said supervision means which is generated in response to said request signal for the refresh operation.
Claim 3
Dependent Claim
27 words
A refresh control system according to claim 1, in which said processing means comprises at least one central processing unit and at least one peripheral processing unit.
Claim 4
Dependent Claim
19 words
A refresh control system according to claim 1, in which said memory means comprises a plurality of memory units.
Claim 5
Dependent Claim
69 words
A refresh control system according to claim 1, in which said refresh control means includes a time generating circuit for generating a refresh memory request signal and a memory bus control circuit for transferring said request signal for the refresh operation to said supervision means via said memory bus and for commanding the refresh operation to said memory means in response to the grant signal from said supervision means.
Claim 6
Dependent Claim
55 words
A refresh control system according to claim 1, in which said memory bus includes a first signal line for transferring said request signal for the refresh operation from said refresh control means to said supervision means and a second signal line for transferring the grant signal from said supervision means to said refresh control means.
Claim 7
Dependent Claim
20 words
A refresh control system according to claim 2, in which said supervision means is provided in said central processing unit.
Claim 8
Dependent Claim
45 words
A refresh control system according to claim 5, in which said memory bus further includes third, fourth, and fifth signal lines for transferring a memory initiation signal, an address signal, and an operation mode signal, respectively, from said processing means to said memory control means.
Claim 9
Dependent Claim
96 words
A refresh control system according to claim 7, in which said refresh control means includes time generating means for generating a refresh memory request signal periodically in accordance with a predetermined cycle, memory bus control means for transferring the request signal through said first line to said supervision means and for generating a refresh initiation signal in response to the grant signal transferred from said supervision means through said second signal line, and refresh address setting means for setting a refresh memory address signal in response to the refresh request signal from said time generating means.
Claim 10
Dependent Claim
76 words
A refresh control system according to claim 8, in which said memory control means includes a memory element of the volatile type, address selection means for transferring address signals from said refresh address setting means and said fourth signal line to said memory element in response to the memory initiation signal, and memory control means for controlling the operation mode of said memory element in response to the operation mode signal and the memory initiation signal.
Claim 11
Dependent Claim
109 words
A refresh control system according to claim 8, wherein said memory bus control means includes first and second flip-flop circuits, said first flip-flop circuit having its set input connected to receive the output of said time generating means, said second flip-flop circuit being responsive to the output of said first flip-flop circuit and said grant signal for generating said refresh initiation signal, and delay means having its input connected to receive said grant signal for delaying said grant signal and connected to the output of said second flip-flop circuit such that this delayed grant signal is gated to said processing means only when no refresh initiation signal is granted.
Claim 12
Dependent Claim
114 words
A refresh control system according to claim 5, in which said supervision means is means responsive to any of the memory request signals from said refresh control means and said processing means for generating the grant signal signifying permission to use said memory bus when it is not in use and for forwarding the grant signal to said memory bus; said first signal line is a common line for transferring said memory request signals from said refresh control means and said processing means to said supervision means; and said second signal line is a common line for transferring the grant signal from said supervision means to said refresh control means and said processing means.
Claim 13
Dependent Claim
109 words
A refresh control system according to claim 11, in which said refresh control means is connected to said second common signal line between said supervision means and said processing means, and has memory bus control means for receiving the grant signal which propagates on said second common signal line from said supervision means to said refresh control means and for prohibiting the propagation of the grant signal on said second common signal line from the point where said refresh control means is connected thereto to said processing means, when said refresh control means has sent the memory request signal to said supervision means via said first common signal line.
Claim 14
Dependent Claim
18 words
A refresh control system according to claim 5, wherein said supervision means is provided in said processing means.
Claim 15
Dependent Claim
172 words
A refresh control system according to claim 13, in which: said processing means comprises first and second processing units; said supervision means is provided in said first processing unit, said supervision means generating the grant signal in response to any of the memory request signals from said refresh control means and said first and second processing units, and for forwarding the grant signal to said first processing unit in response to the memory request signal from said first processing unit and to said memory bus in response to the memory request signals from said refresh control means and said second processing means; said first signal line is a common line for transferring said memory request signals from said refresh control means and said second processing unit to said supervision means; and said second signal line is a common line for transferring the grant signal generated by said supervision means in response to said memory request signals on said first common signal line to said refresh control means and said second processing unit.
Claim 16
Dependent Claim
111 words
A refresh control system according to claim 14, in which said refresh control means is connected to said second common signal line between said supervision means and said second processing unit and has memory bus control means for receiving the grant signal which propagates on said second common signal line from said supervision means to said refresh control means and for prohibiting the propagation of the grant signal on said second common signal line from the point where said refresh control means is connected thereto to said second processing unit, when said refresh control means has sent the memory request signal to said supervision means via said first common signal line.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1982-06-18 | 1982-12-18 | 1983-06-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1986-06-18 | 1986-12-18 | 1987-06-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1990-06-18 | 1990-12-18 | 1991-06-19 | $7700.00 | Window Closed / Lapsed |