Patent US4144587A successfully refreshed from Google Patents.
US4144587A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Counting level "1" bits to minimize ROM active elements
Assignee: Toshiba Corp
•
Filing: 1977-07-22
•
Granted: 1979-03-13
•
Expires: 1997-07-22
Abstract
Abstract A semiconductor memory device, wherein a logic level-converting circuit is provided on a chip on which a mask read only memory (M-ROM) is formed; where more than half the number of information bits being stored in the ROM have a logic level of "1", active elements are formed in those cells of the ROM which correspond to information bits having a logic level of "0"; and a connection changeover circuit block is provided by the same process as used in forming the active element in order to connect the logic level-converting circuit to the output terminal of the ROM.
Inventors
- 👤 Tadashi Miyakawa
- 👤 Masayoshi Nakane
- 👤 Masafumi Watanabe
- 👤 Yoshio Osaka
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 23:56
CPC Classifications
G; G11; G11C; G11C17/00; G11C17/08; G11C17/10; G11C17/12
Claims Analysis
Total Claims: 3
Claim 1
Independent Claim
175 words
A method of manufacturing a semiconductor binary read only memory device which comprises the steps of counting the number of information bits having a logic level of "1" and the number of information bits having a logic level of "0" to be stored in said semiconductor read only memory device; forming on a semiconductor chip a memory matrix having a plurality of memory cells constructed to represent the "0" logic level, a logic level converting circuit for inverting the logic level of bits read out of said memory, and a connection changeover circuit normally remaining contactless between said memory cells and said logic level converting circuit; forming active elements in those of the memory cells which correspond to the information bits representing the logic level having fewer than half the total number of information bits to be stored in said memory; and connecting the contacts of said connection changeover circuit to connect said memory cells to the logic level converting circuit when the active elements formed in said memory cells represent the "0" logic level.
Claim 2
Independent Claim
175 words
A method of manufacturing a semiconductor binary read only memory device which comprises the steps of counting the number of information bits having a logic level of "1" and the number of information bits having a logic level of "0" to be stored in said semiconductor read only memory device; forming on a semiconductor chip a memory matrix having a plurality of memory cells constructed to represent the "0" logic level, a logic level converting circuit for inverting the logic level of bits read out of said memory, and a connection changeover circuit normally remaining contactless between said memory cells and said logic level converting circuit; forming active elements in those of the memory cells which correspond to the information bits representing the logic level having fewer than half the total number of information bits to be stored in said memory; and connecting the contacts of said connection changeover circuit to connect said memory cells to the logic level converting circuit when the active elements formed in said memory cells represent the "0" logic level.
Claim 3
Dependent Claim
34 words
A method of manufacturing a semiconductor memory device according to claim 1 wherein the steps for forming active elements and connecting the contacts are carried out at the same time by using a mask.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1982-03-12 | 1982-09-11 | 1983-03-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1986-03-12 | 1986-09-11 | 1987-03-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1990-03-12 | 1990-09-11 | 1991-03-13 | $7700.00 | Window Closed / Lapsed |