← Back to Patent Explorer
US4119910A Expired / Lapsed US ⏱️ 0.0 years remaining

Method and apparatus for detecting whether phase difference between two signals is constant

Assignee: Shin Shirasuna Electric Corp
•
Filing: 1977-03-14
•
Granted: 1978-10-10
•
Expires: 1997-03-14
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method and apparatus for detecting whether the phase difference between a first and a second signal is constant or not. A Q output and Q output are derived from a set-reset flip-flop circuit by imparting thereto a first and a second trigger pulse which are respectively obtained on the basis of said first and second signals. Subsequently, on the basis of said Q and Q outputs, there are produced two pulse signals the fall portions of which correspond to those of said Q and Q outputs respectively but the rise portions of which are caused to occur while being delayed by a period of time corresponding to the duration of said trigger pulses. Thereafter, there are produced logical products of said first and second pulse signals with respect to said first and second trigger pulses. Thus, it is detected whether the phase difference between said first and second signals is constant or not, according to whether the outputs of said logical products are present or not.

Inventors

  • 👤 Kiyoshi Hayashi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 01:31
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/22; H03K5/26; G; G01; G01R; G01R25/00

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 175 words
A method of detecting whether the difference in phase between a first and a second signal is constant, comprising the steps of deriving a Q output and Q output from a set-reset flip-flop circuit by imparting thereto a first and a second trigger pulse which are respectively obtained on the basis of a first and a second signal to be compared with each other in respect of their phase difference; producing, on the basis of said Q and Q outputs, two pulse signals the fall portions of which correspond to the fall portions of said Q and Q outputs respectively but the rise portions of which are caused to occur while being delayed by a period of time corresponding to the duration of said trigger pulses; and producing logical products of said two pulse signals with respect to said first and second trigger pulses, whereby it is detected whether the phase difference between said first and second signals is constant or not, according to whether the outputs of said logical products are present or not.
Claim 2
Independent Claim 175 words
A method of detecting whether the difference in phase between a first and a second signal is constant, comprising the steps of deriving a Q output and Q output from a set-reset flip-flop circuit by imparting thereto a first and a second trigger pulse which are respectively obtained on the basis of a first and a second signal to be compared with each other in respect of their phase difference; producing, on the basis of said Q and Q outputs, two pulse signals the fall portions of which correspond to the fall portions of said Q and Q outputs respectively but the rise portions of which are caused to occur while being delayed by a period of time corresponding to the duration of said trigger pulses; and producing logical products of said two pulse signals with respect to said first and second trigger pulses, whereby it is detected whether the phase difference between said first and second signals is constant or not, according to whether the outputs of said logical products are present or not.
Claim 3
Independent Claim 178 words
An apparatus for detecting whether the difference in phase between a first and a second signal is constant, comprising means for deriving a Q output and Q output from a set-reset flip-flop circuit by imparting thereto a first and a second trigger pulse which are respectively obtained on the basis of a first and a second signal to be compared with each other in respect of their phase difference; means for producing, on the basis of said Q and Q outputs, two pulse signals the fall portions of which correspond to the fall portions of said Q and Q outputs respectively but the rise portions of which are caused to occur while being delayed by a period of time corresponding to the duration of said trigger pulses; and means for producing logical products of said two pulse signals with respect to said first and second trigger pulses, whereby it is detected whether the phase difference between said first and second signals is constant or not, according to whether the outputs of said logical products are present or not.
Claim 4
Independent Claim 178 words
An apparatus for detecting whether the difference in phase between a first and a second signal is constant, comprising means for deriving a Q output and Q output from a set-reset flip-flop circuit by imparting thereto a first and a second trigger pulse which are respectively obtained on the basis of a first and a second signal to be compared with each other in respect of their phase difference; means for producing, on the basis of said Q and Q outputs, two pulse signals the fall portions of which correspond to the fall portions of said Q and Q outputs respectively but the rise portions of which are caused to occur while being delayed by a period of time corresponding to the duration of said trigger pulses; and means for producing logical products of said two pulse signals with respect to said first and second trigger pulses, whereby it is detected whether the phase difference between said first and second signals is constant or not, according to whether the outputs of said logical products are present or not.

References Cited (Backward Citations)

US3205438A Cited
US3200340A Cited
US3328688A Cited
US3509476A Cited
US3521172A Cited
US3663884A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1981-10-09 1982-04-10 1982-10-10 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1985-10-09 1986-04-10 1986-10-10 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1989-10-09 1990-04-10 1990-10-10 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag