US4112489A — Data processing systems

Claim 1

Independent Claim 225 words

A register arrangement for use in a pipelined data processing system, the arrangement including; a plurality of information registers each having an input and an output; first shift paths interconnecting the registers in series to form a sequence, each shift path being connected between the output of one register and the input of the next register in the sequence; separate marker registration means associated respectively with each of the registers settable to indicate validity of information contained in the associated register; second shift paths interconnecting the marker registration means into a sequence corresponding to that of the registers; an output path corresponding to each register; output control means for each output path responsive to setting of the marker registration means associated with the corresponding register to apply to the output path information contained within that register if the marker registration means is set to indicate validity of that information and otherwise to apply to the output path information from the first succeeding register, if any, of the sequence whose associated marker registration means is set; and shift control means to generate shift control signals, the information registers and marker registration means being responsive to the shift control signals to shift their contents over the first and second shift paths respectively in synchronism each into the next succeeding register and registration means respectively of the sequence.

Claim 2

Dependent Claim 225 words

A register arrangement for use in a pipelined data processing system, the arrangement including; a plurality of information registers each having an input and an output; first shift paths interconnecting the registers in series to form a sequence, each shift path being connected between the output of one register and the input of the next register in the sequence; separate marker registration means associated respectively with each of the registers settable to indicate validity of information contained in the associated register; second shift paths interconnecting the marker registration means into a sequence corresponding to that of the registers; an output path corresponding to each register; output control means for each output path responsive to setting of the marker registration means associated with the corresponding register to apply to the output path information contained within that register if the marker registration means is set to indicate validity of that information and otherwise to apply to the output path information from the first succeeding register, if any, of the sequence whose associated marker registration means is set; and shift control means to generate shift control signals, the information registers and marker registration means being responsive to the shift control signals to shift their contents over the first and second shift paths respectively in synchronism each into the next succeeding register and registration means respectively of the sequence.

Claim 3

Dependent Claim 53 words

A register arrangement according to claim 1 including means for generating an enabling signal and for applying the enabling signal to enable an information register to receive information to be entered therein, the associated marker registration means being responsive to the enabling signal to be set to indicate validity of the entered information.

Claim 4

Dependent Claim 93 words

A register arrangement according to claim 1 in which said output control means includes a multiplexer having an output connected to the output path, a first input connected to the associated register and a second input connected to the output of the corresponding multiplexer associated with the next register in the sequence (if any), each multiplexer being responsive to the setting of the associated marker registration means to select the first input when the associated marker registration means indicates that its associated register contains valid information and otherwise to select the second input.

Claim 5

Dependent Claim 61 words

A register arrangement according to claim 1 including first gating means responsive to the setting of the penultimate marker registration means to permit the contents of the penultimate register in the sequence to be shifted into the last register of the sequence only if the penultimate registration means is set to indicate the presence of valid information in the penultimate register.

Claim 6

Dependent Claim 134 words

A register arrangement according to claim 1 including; means associated with each register of the sequence for generating a flushing signal; and second gating means associated with each register of the sequence connected to receive a flushing signal; to pass the received signal to the second gating means associated with the preceding register of the sequence; and to apply only that flushing signal received from the second gating means associated with the succeeding register of the sequence to reset the marker registration means, whereby the flushing signal produced by the generating means associated with a particular register of the sequence is passed to reset the marker registration means associated with all those registers of the sequence preceding that whose associated generating means produced the signal, to indicate that those preceding registers contain invalid information.

Claim 7

Dependent Claim 167 words

A register arrangement according to claim 1 including; a separate warning registration means associated respectively with each of the registers settable to indicate that the contents of the associated register are to be updated; third shift paths interconnecting the warning registration means into a sequence corresponding to that of the registers, the warning registration means being responsive to the shift control signals to shift their contents over the third shift paths respectively each into the next succeeding warning registration means of the sequence in synchronism with the shifting of the contents of the registers along the sequence; third gating means associated with each register interconnecting the warning registration means to derive a signal from a set warning registration means and to pass the derived signal to the third gating associated respectively with all those preceding registers of the sequence to indicate for any one of said preceding registers that the warning registration means associated with at least one of the succeeding registers of the sequence is set.

Claim 8

Dependent Claim 123 words

A pipelined data processing system comprising a sequence of data processing stages, each stage including a data processing unit, arranged to execute successive phases of an instruction as the instruction flows along the sequence, the sequence of stages respectively including a register arrangement according to claim 1, the register sequence corresponding to the stage sequence; each stage further including means connecting the processing unit to the corresponding register of the register arrangement to permit the processing unit to write information into the register and to receive output signals from the register; and in which the shift control means is operable to generate the shift control signals to shift the contents of the registers along the sequence in synchronism with the flow of instructions.

Annuity Stage	Window Opens	Payment Deadline	Surcharge Period Until	Estimated Fee	Status
3.5 Years (Year 4)	1981-09-04	1982-03-06	1982-09-05	$2000.00	Window Closed / Lapsed
7.5 Years (Year 8)	1985-09-04	1986-03-06	1986-09-05	$3760.00	Window Closed / Lapsed
11.5 Years (Year 12)	1989-09-04	1990-03-06	1990-09-05	$7700.00	Window Closed / Lapsed

Data processing systems

Abstract

Inventors

Bibliographic Details

Claims Analysis

References Cited (Backward Citations)

USPTO Annuity & Maintenance Windows

Assigned Categories & Tags

Assign Category Tag