§
Luxuse
Patent Intelligence
Sign In
← Back to Patent Explorer
US4103186A Expired / Lapsed US ⏱️ 0.0 years remaining

Low power jfet switch

Assignee: National Semiconductor Corp
•
Filing: 1977-03-24
•
Granted: 1978-07-25
•
Expires: 1997-03-24
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In a three JFET switch, a first transistor when turned on is utilized to pass an input voltage to an output. The first transistor is turned on by a second and third transistor having their gates commoned with the first transistor to form a turn on circuit. In its idle state, when the switch is off, a drain circuit conducts through the third transistor, dissipating power. In order to reduce the size of the second and third transistors and hence the power dissipated while maintaining a fast switching speed a bipolar transistor and a fourth JFET are utilized to amplify the drain current of the third transistor for discharging the common gate capacitance of the switch. This allows the second and third transistors to be made small since their current need not be large for high speed switching. Furthermore, the bipolar transistor only turns on during the transition from the open to closed state of the switch and therefore its conduction does not contribute to the quiescent power consumption of the circuit.

Inventors

  • 👤 Jose F. Albarran
  • 👤 Adib R. Hamade

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 22:29
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/04; H03K17/041; H03K17/0412; H03K17/04123

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 181 words
In a transistor switching circuit comprising a pass transistor, having source, gate, and drain, with its source connected to an input and its drain connected to an output; a fist turn-on transistor, having source, gate, and drain, with its drain connected to a clamping circuit and its source connected to a source of drive current; and a second turn-on transistor, having source, gate, and drain, with its source connected to the source of said pass transistor and its drain connected to the drain of said first turn on transistor; said pass and said first and second turn on transistors having a common gate connection; the improvement for obtaining a low idle power consumption comprising: a bipolar transistor, having emitter, base, and collector, wherein said collector is connected to said common gate connection and said base is connected to the drain of said first turn on transistor such that said bipolar transistor turns on only during the transition from the open to closed condition of said first and second turn on transistors to thereby discharge the common gate capacitance of said transistors.
Claim 2
Dependent Claim 181 words
In a transistor switching circuit comprising a pass transistor, having source, gate, and drain, with its source connected to an input and its drain connected to an output; a fist turn-on transistor, having source, gate, and drain, with its drain connected to a clamping circuit and its source connected to a source of drive current; and a second turn-on transistor, having source, gate, and drain, with its source connected to the source of said pass transistor and its drain connected to the drain of said first turn on transistor; said pass and said first and second turn on transistors having a common gate connection; the improvement for obtaining a low idle power consumption comprising: a bipolar transistor, having emitter, base, and collector, wherein said collector is connected to said common gate connection and said base is connected to the drain of said first turn on transistor such that said bipolar transistor turns on only during the transition from the open to closed condition of said first and second turn on transistors to thereby discharge the common gate capacitance of said transistors.
Claim 3
Dependent Claim 44 words
The combination according to claim 1 wherein a third transistor, having source, gate, and drain, is connected with its source and drain in series with said emitter of said bipolar transistor and said input, and with its gate connected to said common gate connection.

References Cited (Backward Citations)

US3448293A Cited
US3654394A Cited
US3740581A Cited
US3916222A Cited
US3955103A Cited
US4020365A Cited
US4042836A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1981-07-24 1982-01-23 1982-07-25 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1985-07-24 1986-01-23 1986-07-25 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1989-07-24 1990-01-23 1990-07-25 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag