US3955103A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Analog switch
Assignee: National Semiconductor Corp
•
Filing: 1975-02-12
•
Granted: 1976-05-04
•
Expires: 1995-02-12
Abstract
Abstract An analog switching circuit employs a field effect transistor as a switching element and a regulation circuit for maintaining the bias on the FET constant with changes in the amplitude of an analog signal in the circuit being controlled. The regulation circuit includes a current source, a pair of elements for generating a voltage drop connected in parallel with one another and in series with the current source, and a circuit for maintaining the voltage drops in those circuit elements equal to one another. The circuit elements are connected in series with one another between the source and the gate of the FET, such that the bias on the FET remains constant. A control circuit is operative to disrupt the balance of currents in the circuit elements to cause the FET to become nonconductive.
Inventors
- 👤 Ronald W. Russell
- 👤 Daniel D. Culmer
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 10:21
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/51; H03K17/56; H03K17/687; H03K17/6877; H03K17/60; H03K17/68
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
159 words
An analog switch for connecting two points in a signal path, comprising a. a first FET having its source electrode connected to one of said points and its drain electrode connected to the other of said points in said signal path, b. a current source, c. first means for producing a voltage drop connected between said source electrode and said current source, d. second means for producing a voltage drop connected between said gate electrode and said current source, e. means connected to said first and to said second means for maintaining said voltage drops equal to one another in the absence of an external voltage applied to said gate electrode, such that the potential of said source electrode remains approximately equal to the potential on said gate electrode with variations in the amplitude of a signal applied at said points, and f. means for connecting such an external voltage to said gate to render said FET substantially nonconductive.
Claim 2
Dependent Claim
159 words
An analog switch for connecting two points in a signal path, comprising a. a first FET having its source electrode connected to one of said points and its drain electrode connected to the other of said points in said signal path, b. a current source, c. first means for producing a voltage drop connected between said source electrode and said current source, d. second means for producing a voltage drop connected between said gate electrode and said current source, e. means connected to said first and to said second means for maintaining said voltage drops equal to one another in the absence of an external voltage applied to said gate electrode, such that the potential of said source electrode remains approximately equal to the potential on said gate electrode with variations in the amplitude of a signal applied at said points, and f. means for connecting such an external voltage to said gate to render said FET substantially nonconductive.
Claim 3
Dependent Claim
51 words
The analog switch of claim 1, wherein said first means includes a second FET having its gate electrode connected to the source electrode of said first FET, with a portion of the voltage drop of said first means existing between the gate electrode and the source electrode of said second FET.
Claim 4
Dependent Claim
37 words
The analog switch of claim 2, wherein said first means includes a first diode and a second diode connected in series with the source of said second FET and wherein said second means includes a third diode.
Claim 5
Dependent Claim
35 words
The analog switch of claim 3, wherein said maintaining means is disposed for maintaining the current in said first and second diodes and in said second FET equal to the current in said third diode.
Claim 6
Dependent Claim
47 words
The analog switch of claim 4, wherein said maintaining means includes a transistor having its collector-emitter circuit connected in series with said third diode and its base connected to the drain of said second FET, and a fourth diode connected across the base-emitter junction of said transistor.
References Cited (Backward Citations)
US3449688A
Cited
US3448293A
Cited
US3678297A
Cited
US3720848A
Cited
US3764921A
Cited
US3825778A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1979-05-04 | 1979-11-03 | 1980-05-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1983-05-04 | 1983-11-03 | 1984-05-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1987-05-04 | 1987-11-03 | 1988-05-04 | $7700.00 | Window Closed / Lapsed |