Patent US4099245A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4099245A Expired / Lapsed US ⏱️ 0.0 years remaining

Transducer signalling apparatus

Assignee: Lockheed Electronics Co Inc
•
Filing: 1977-05-05
•
Granted: 1978-07-04
•
Expires: 1997-05-05
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A system for accumulating and processing data derived from plural transducers, such as an array of shaft position-measuring resolvers and/or other monitored parameters, includes multiplexing apparatus for converging the outputs of the transducers and the like upon sample-and-hold circuits and an analog-to-digital converter. The digitized signals are operated on by a reference signal in a synchronous demodulator, smoothed in a recursive digital filter operative in conjunction with the stored contents of a read/write memory (RAM), and stored in prescribed memory cells.

Inventors

  • 👤 Anthony Maysonett

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 16:16
CPC Classifications
H; H03; H03M; H03M1/00; H03M1/10; H03M1/1009; H03M1/1033; H03M1/1038; H03M1/1042

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 55 words
In combination, a plurality of signal sources including at least one resolver supplying sine, cosine and reference signals, an analog-to-digital converter, multiplexing and sampling means for serially and separately supplying each signal supplied by said signal sources to said analog-to-digital converter, memory means, and digital filter means connecting said analog-to-digital converter and said memory means.
Claim 2
Dependent Claim 55 words
In combination, a plurality of signal sources including at least one resolver supplying sine, cosine and reference signals, an analog-to-digital converter, multiplexing and sampling means for serially and separately supplying each signal supplied by said signal sources to said analog-to-digital converter, memory means, and digital filter means connecting said analog-to-digital converter and said memory means.
Claim 3
Dependent Claim 39 words
A combination as in claim 1 wherein said multiplexing and sampling means comprises cascaded sine and cosine multiplexing means and sine and cosine sample and hold means for receiving the sine and cosine outputs of each of said resolvers.
Claim 4
Dependent Claim 62 words
A combination as in claim 1 wherein said digital filter means comprises means for receiving a stored value of a signal being processed from said memory means, combining means for linearly combining a measure of said received stored signal with the corresponding signal supplied by said analog-to-digital converter, and means for storing the output of said combining means in said memory means.
Claim 5
Dependent Claim 25 words
A combination as in claim 3 further comprising timing means for supplying addressing signals to said multiplexing and sampling means and to said memory means.
Claim 6
Dependent Claim 24 words
A combination as in claim 1 further comprising resolver output synchronous demodulating means connected intermediate said analog-to-digital converter and said common digital filter means.
Claim 7
Dependent Claim 24 words
A combination as in claim 1 further comprising timing means connected to said multiplexing and sampling means and to said common digital filter means.
Claim 8
Dependent Claim 99 words
A combination as in claim 1, further comprising timing means for supplying addressing signals to said multiplexing and sampling means and to said memory means, and resolver output synchronous demodulating means connected intermediate said analog-to-digital converter and said digital filter means, and wherein said common digital filter means comprises means for receiving a stored value of a signal being processed from said memory means, combining means for linearly combining a measure of said stored received signal with the corresponding signal supplied by said analog-to-digital converter, and means for storing the output of said combining means in said memory means.

References Cited (Backward Citations)

US3493960A Cited
US3508252A Cited
US3720866A Cited
US3976869A Cited
US4019032A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1981-07-03 1982-01-02 1982-07-04 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1985-07-03 1986-01-02 1986-07-04 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1989-07-03 1990-01-02 1990-07-04 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag