Patent US4099160A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4099160A Expired / Lapsed US ⏱️ 0.0 years remaining

Error location apparatus and methods

Assignee: International Business Machines Corp
•
Filing: 1976-07-15
•
Granted: 1978-07-04
•
Expires: 1996-07-15
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Location of multiple symbols in error is enhanced by using affine polynomial-based apparatus and methods. An algebraic trace function 0 (vector) provides a test for whether or not the location polynomial has roots in the field of interest. The selected roots then combine with previously calculated error-indicating syndromes to indicate symbols in error. Informational states developed for error location are employed to generate error patterns. Preferred apparatus includes a sequenced and buffered special purpose finite field processor, either of the random logic, array

Inventors

  • 👤 Howard Lang Flagg

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 12:03
CPC Classifications
H; H03; H03M; H03M13/00; H03M13/03; H03M13/05; H03M13/13; H03M13/15; H03M13/151

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 121 words
For an error locating decoder, means receiving a given number of data symbols and 2N check symbols, N being a positive integer, means generating 2N error syndrome signals using said received symbols and based upon a predetermined generator polynomial; means including generator polynomial means receiving said data and 2N check symbols for indicating the number of symbols in error, up to N symbols in error; the improvement being an error location apparatus, in combination: means realizing an affine polynomial for receiving said 2N syndrome signals to generate a predetermined number of root symbol signals; means selecting said root symbol signals exhibiting a predetermined Trace function; and means combining said selected root symbol signals with said syndrome signals to indicate error location.
Claim 2
Dependent Claim 121 words
For an error locating decoder, means receiving a given number of data symbols and 2N check symbols, N being a positive integer, means generating 2N error syndrome signals using said received symbols and based upon a predetermined generator polynomial; means including generator polynomial means receiving said data and 2N check symbols for indicating the number of symbols in error, up to N symbols in error; the improvement being an error location apparatus, in combination: means realizing an affine polynomial for receiving said 2N syndrome signals to generate a predetermined number of root symbol signals; means selecting said root symbol signals exhibiting a predetermined Trace function; and means combining said selected root symbol signals with said syndrome signals to indicate error location.
Claim 3
Dependent Claim 151 words
Error location apparatus; means for receiving error syndrome signals relatable to N symbols in error, N is an integer of two or greater, the improvement including the combination: a syndrome buffer element for storing up to 2N syndrome signals, a work buffer store element an α i register element an α j register element a finite field element processor for receiving signals from said registers for supplying finite field result signals, a data signal buffer element, sequence means connected to all above-mentioned elements for testing operations thereof and transferring signals therebetween, said sequence means including a control store for storing program control signals defining an affine polynomial relationship between said syndrome signals whereby said above-mentioned elements interact in accordance with said affine polynomial relative to define symbols in error, and a single parity tree element in said finite element processor element element for use with any number of symbols in error.
Claim 4
Dependent Claim 151 words
Error location apparatus; means for receiving error syndrome signals relatable to N symbols in error, N is an integer of two or greater, the improvement including the combination: a syndrome buffer element for storing up to 2N syndrome signals, a work buffer store element an α i register element an α j register element a finite field element processor for receiving signals from said registers for supplying finite field result signals, a data signal buffer element, sequence means connected to all above-mentioned elements for testing operations thereof and transferring signals therebetween, said sequence means including a control store for storing program control signals defining an affine polynomial relationship between said syndrome signals whereby said above-mentioned elements interact in accordance with said affine polynomial relative to define symbols in error, and a single parity tree element in said finite element processor element element for use with any number of symbols in error.

References Cited (Backward Citations)

US3278729A Cited
US3533067A Cited
US3648236A Cited
US3781791A Cited
US3983536A Cited
US3958220A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1981-07-03 1982-01-02 1982-07-04 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1985-07-03 1986-01-02 1986-07-04 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1989-07-03 1990-01-02 1990-07-04 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag