← Back to Patent Explorer
US4098637A Expired / Lapsed US ⏱️ 0.0 years remaining

Process for the production of a planar conductor path system for integrated semiconductor circuits

Assignee: Siemens AG
•
Filing: 1976-08-16
•
Granted: 1978-07-04
•
Expires: 1996-08-16
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Process for the production of a planar conductor path system for integrated semiconductor circuits which includes forming a metal layer on a planar surface of a base, forming a masking layer on the metal layer over those regions where the conductive path is to be, oxidizing electrolessly in acqueous solution those areas of the metal layer not covered by the masking layer.

Inventors

  • 👤 Guido Bell

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-04 01:26
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/064; H10W20/065; H10P; H10P14/00; H10P14/60; H10P14/63; H10P14/6302; H10P14/6304; H10P14/6314

Claims Analysis

Total Claims: 16
Claim 1
Independent Claim 70 words
Process for the production of a planar conductor path system for integrated semiconductor circuits which includes first applying a metal layer to substantially one entire surface of a base, covering the metal with a layer of masking material, removing all of the masking layer except over those areas where the conductor paths are to be, and thereafter oxidixing electrolessly in an acqueous solution the metal layer underneath the exposed surface.
Claim 2
Dependent Claim 70 words
Process for the production of a planar conductor path system for integrated semiconductor circuits which includes first applying a metal layer to substantially one entire surface of a base, covering the metal with a layer of masking material, removing all of the masking layer except over those areas where the conductor paths are to be, and thereafter oxidixing electrolessly in an acqueous solution the metal layer underneath the exposed surface.
Claim 3
Dependent Claim 96 words
Process for the production of a planar conductor path system for integrated semiconductor circuits which includes first applying a metal layer to substantially one entire surface of a base, covering the metal layer with a non-porous metal oxide, covering the non-porous metal oxide layer with a photo-lacquer layer, exposing and developing the photo-lacquer layer to leave portions of the non-porous metal oxide above where the metal layer is to form the conductor path, and converting the exposed metal layer portions not covered by the remaining non-porous oxide into a porous oxide electrolessly in an aqueous solution.
Claim 4
Dependent Claim 96 words
Process for the production of a planar conductor path system for integrated semiconductor circuits which includes first applying a metal layer to substantially one entire surface of a base, covering the metal layer with a non-porous metal oxide, covering the non-porous metal oxide layer with a photo-lacquer layer, exposing and developing the photo-lacquer layer to leave portions of the non-porous metal oxide above where the metal layer is to form the conductor path, and converting the exposed metal layer portions not covered by the remaining non-porous oxide into a porous oxide electrolessly in an aqueous solution.
Claim 5
Dependent Claim 43 words
Process according to claim 2, in which said porous oxide layer is covered by an insulating layer, and providing openings through said insulating layer and through said non-porous layer to said conductor path thereby to provide electric connections to the conductor path system.
Claim 6
Dependent Claim 142 words
Process for the production of a planar conductor path system for integrated semiconductor circuits which includes first applying a metal layer to substantially one entire surface of a base, covering the metal layer with a photo-lacquer layer, by a photo-lithographic step providing openings through said lacquer layer over the regions of the metal layer where the conductor path is to be formed, providing a non-porous oxide in said openings on said metal layer, removing the remaining portions of the lacquer layer, converting electrolessly in an aqueous solution the portions of the metal layer not lying beneath said non-porous oxide layer into a porous oxide layer, and providing a protective oxide layer by sputtering over the porous oxide layer and over the remaining non-porous oxide portions, and providing openings through said protective layer and through said non-porous oxide layer to the conductor path.
Claim 7
Dependent Claim 142 words
Process for the production of a planar conductor path system for integrated semiconductor circuits which includes first applying a metal layer to substantially one entire surface of a base, covering the metal layer with a photo-lacquer layer, by a photo-lithographic step providing openings through said lacquer layer over the regions of the metal layer where the conductor path is to be formed, providing a non-porous oxide in said openings on said metal layer, removing the remaining portions of the lacquer layer, converting electrolessly in an aqueous solution the portions of the metal layer not lying beneath said non-porous oxide layer into a porous oxide layer, and providing a protective oxide layer by sputtering over the porous oxide layer and over the remaining non-porous oxide portions, and providing openings through said protective layer and through said non-porous oxide layer to the conductor path.
Claim 8
Dependent Claim 118 words
Process for the production of a planar conductor path system for integrated semiconductor circuits which includes first applying a metal layer to substantially one entire surface of a base, covering the metal layer with a photo-lacquer layer, by a photo-lithographic process removing all portions of the photo-lacquer layer except over regions where the conductor path is to be formed, converting electrolessly in an aqueous solution all exposed portions of said metal layer to a porous oxide except where the metal layer is covered by said remaining photo-lacquer layer, removing the remaining portions of said photo-lacquer layer, covering said porous oxide layer with a protective oxide coating, and providing openings through said protective oxide layer to the conductor paths.
Claim 9
Dependent Claim 118 words
Process for the production of a planar conductor path system for integrated semiconductor circuits which includes first applying a metal layer to substantially one entire surface of a base, covering the metal layer with a photo-lacquer layer, by a photo-lithographic process removing all portions of the photo-lacquer layer except over regions where the conductor path is to be formed, converting electrolessly in an aqueous solution all exposed portions of said metal layer to a porous oxide except where the metal layer is covered by said remaining photo-lacquer layer, removing the remaining portions of said photo-lacquer layer, covering said porous oxide layer with a protective oxide coating, and providing openings through said protective oxide layer to the conductor paths.
Claim 10
Dependent Claim 19 words
Process according to claim 1, in which the base comprises a silicon dioxide layer applied to a semiconductor body.
Claim 11
Dependent Claim 14 words
Process according to claim 1, in which the base is a silicon semiconductor layer.
Claim 12
Dependent Claim 12 words
Process according to claim 1, in which the metal layer is aluminum.
Claim 13
Dependent Claim 14 words
Process according to claim 1, in which the metal layer is an aluminum alloy.
Claim 14
Dependent Claim 16 words
Process according to claim 1, in which the masking layer is Al 2 O 3 .
Claim 15
Dependent Claim 16 words
Process according to claim 1, in which the aqueous solution is 1% hexamethylene tetramine in water.
Claim 16
Dependent Claim 30 words
Process according to claim 11, in which the oxidation of the metal layer by the aqueous solution is carried out at a temperature of 90° C. for approximately one hour.

References Cited (Backward Citations)

US3759798A Cited
US3723258A Cited
US3827949A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1981-07-03 1982-01-02 1982-07-04 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1985-07-03 1986-01-02 1986-07-04 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1989-07-03 1990-01-02 1990-07-04 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag