Patent US4098618A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4098618A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of manufacturing semiconductor devices in which oxide regions are formed by an oxidation mask disposed directly on a substrate damaged by ion implantation

Assignee: International Business Machines Corp
•
Filing: 1977-06-03
•
Granted: 1978-07-04
•
Expires: 1997-06-03
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method of manufacturing semiconductor devices of the type wherein regions of oxide such as silicon oxide recessed or inset in a silicon substrate are formed by oxidation of the silicon with the use of a masking layer protecting locally against the oxidation. In order to prevent the formation of a projecting oxide beak under the masking layer a nitride oxidation mask is applied directly to the substrate which has been previously ion-implanted to a controlled depth and then annealed to generate a dense dislocation network array on the substrate surface to prevent mechanical stress defects which normally would occur when a nitride mask is applied directly to a substrate.

Inventors

  • 👤 Billy Lee Crowder
  • 👤 William Ralph Hunter
  • 👤 Douglas William Ormond, Jr.

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 09:27
CPC Classifications
H; H10; H10P; H10P14/00; H10P14/60; H10P14/63; H10P14/6302; H10P14/6304; H10P14/6306; H10P14/6308; H10P14/6309; H10P14/61; H10P14/65; H10P14/6502; H10P30/00; H10P30/20; H10P30/202; H10P30/204; H10P30/208; H10P36/00; H10P36/03; H10P95/00; H10P95/40; H10P95/402; H10W; H10W10/00; H10W10/01; H10W10/011; H10W10/012; H10W10/0125; H10W10/10; H10W10/13; Y; Y10; Y10S; Y10S438/00; Y10S438/914; Y10S438/924; Y10S438/966

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 87 words
A method of fabricating a semiconductor device comprising the steps of: providing a semiconductor substrate, ion implanting a surface of said semiconductor substrate to damage said surface to produce a dense dislocation network array layer, providing a nitride oxidation mask layer directly on said damaged substrate surface, patterning said nitride mask layer to form openings at the areas where it is desired to inset oxide, oxidizing said semiconductor substrate until an inset oxide is formed in the areas of said openings, and removing said nitride oxidation mask.
Claim 2
Independent Claim 87 words
A method of fabricating a semiconductor device comprising the steps of: providing a semiconductor substrate, ion implanting a surface of said semiconductor substrate to damage said surface to produce a dense dislocation network array layer, providing a nitride oxidation mask layer directly on said damaged substrate surface, patterning said nitride mask layer to form openings at the areas where it is desired to inset oxide, oxidizing said semiconductor substrate until an inset oxide is formed in the areas of said openings, and removing said nitride oxidation mask.
Claim 3
Dependent Claim 32 words
A method according to claim 1 wherein nitride oxidation mask layer is first applied to said semiconductor substrate and said ion implantation of said substrate is performed through said nitride oxidation mask.
Claim 4
Dependent Claim 19 words
A method according to claim 1 further including a final step of removing said damaged silicon layer by etching.
Claim 5
Dependent Claim 13 words
A method according to claim 1 wherein said semiconductor substrate is monocrystalline silicon.
Claim 6
Dependent Claim 32 words
A method according to claim 4 wherein said implanted ion species is not electrically active in said silicon substrate and is selected from the group including argon, germanium, neon, oxygen and silicon.
Claim 7
Dependent Claim 58 words
A method according to claim 5 wherein ion implantation energy controls the depth of said damaged layer and is approximately equal to the critical dose for the formation of a continuous amorphous layer in silicon, said critical dose being in the order of 5 × 10 14 to 10 × 10 14 for argon in said silicon substrate.

References Cited (Backward Citations)

US3900350A Cited
US3966501A Cited
US3900345A Cited
US3961999A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1981-07-03 1982-01-02 1982-07-04 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1985-07-03 1986-01-02 1986-07-04 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1989-07-03 1990-01-02 1990-07-04 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag