Patent US2236825A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4097772A Expired / Lapsed US ⏱️ 0.0 years remaining

MOS switch with hysteresis

Assignee: Motorola Solutions Inc
•
Filing: 1977-06-06
•
Granted: 1978-06-27
•
Expires: 1997-06-06
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An MOS circuit possessing hysteresis and positive feedback for fast switching includes a first MOSFET having its gate connected to an input. A second depletion mode MOSFET has its drain connected to the source of the first MOSFET and its source connected to ground. A third depletion mode MOSFET has its drain connected to the source of the first MOSFET and its gate and source connected to the drain of a fourth MOSFET and to the gate of a fifth MOSFET. The gate of the fourth MOSFET is connected to the gate and source of a sixth depletion mode MOSFET and to the drain of the fifth MOSFET. The fifth MOSFET has its source connected to ground.

Inventors

  • 👤 Ernest Aubert Carter

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 15:57
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/02; H03K3/353; H03K3/356; H03K3/3565

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 164 words
A field effect transistor hysteresis circuit comprising: an input and an output; first and second field effect transistors, the sources of said first and second field effect transistors being coupled, respectively, to a first voltage means, the gate of said first field effect transistor being coupled to the drain of said second field effect transistor, and the gate of said second field effect transistor being coupled to the drain of said first field effect transistor; first load means coupled between a second voltage means and the drain of said second field effect transistor; an input field effect transistor having its gate coupled to said input; coupling means for coupling the source of said input field effect transistor to the drain of said first field effect transistor; first current source means coupled between the source of said input field effect transistor and said first voltage means; and second current source means coupling the source of said first field effect transistor to said first voltage means.
Claim 2
Dependent Claim 164 words
A field effect transistor hysteresis circuit comprising: an input and an output; first and second field effect transistors, the sources of said first and second field effect transistors being coupled, respectively, to a first voltage means, the gate of said first field effect transistor being coupled to the drain of said second field effect transistor, and the gate of said second field effect transistor being coupled to the drain of said first field effect transistor; first load means coupled between a second voltage means and the drain of said second field effect transistor; an input field effect transistor having its gate coupled to said input; coupling means for coupling the source of said input field effect transistor to the drain of said first field effect transistor; first current source means coupled between the source of said input field effect transistor and said first voltage means; and second current source means coupling the source of said first field effect transistor to said first voltage means.
Claim 3
Dependent Claim 50 words
The field effect transistor hysteresis circuit as recited in claim 1 wherein said first load means is a first depletion mode field effect transistor having its gate connected to its source and to the drain of said second field effect transistor and its drain coupled to said second voltage means.
Claim 4
Dependent Claim 53 words
The field effect transistor hysteresis circuit as recited in claim 2 wherein said coupling means is a depletion mode field effect transistor having its source connected to its gate and to the drain of said first field effect transistor and having its drain connected to the source of said input field effect transistor.
Claim 5
Dependent Claim 49 words
The field effect transistor hysteresis circuit as recited in claim 3 wherein said first current source means is a third depletion mode field effect transistor having its source and gate connected to said first voltage means and its drain connected to the source of said input field effect transistor.
Claim 6
Dependent Claim 49 words
The field effect transistor hysteresis circuit as recited in claim 3 wherein said second current source means is a third depletion mode field effect transistor having its source and gate connected to said first voltage means and its drain connected to the source of said first field effect transistor.

References Cited (Backward Citations)

US3612908A Cited
US3882331A Cited
US3916430A Cited
US3900746A Cited
US4031409A Cited
US4023050A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1981-06-26 1981-12-26 1982-06-27 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1985-06-26 1985-12-26 1986-06-27 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1989-06-26 1989-12-26 1990-06-27 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag