Patent US3199276A successfully refreshed from Google Patents.
Patent US4086544A successfully refreshed from Google Patents.
US4086544A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Frequency synthesizer using phase locked loops
Assignee: Fluke Corp
•
Filing: 1972-06-12
•
Granted: 1978-04-25
•
Expires: 1992-06-12
Abstract
Abstract A frequency synthesizer utilizing a series of individual frequency generating circuits, each circuit containing two phase locked loops, the operation of the loops being under the control of a computer which translates the value of the desired frequency into specific digital commands for the individual circuits. In conjunction with this series of frequency generating circuits is a divider network to which the output of the last frequency generating circuit is applied. The divider network utilizes the generated range of frequencies either directly, routing them to the output, or divides the applied frequency, depending on the particular frequency to be supplied at the output.
Inventors
- 👤 Raymond L. Fried
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 19:17
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/16; H03L7/22; H03L7/23
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
129 words
A frequency synthesizing system, comprising: frequency synthesizing means operative to produce an adjustable intermediate frequency; frequency dividing means connected to receive the intermediate frequency and to divide it by an adjustable division factor to produce an output frequency; setting means operable to set up a desired value of the output frequency; and control means connected to the setting means to respond to the value of the output frequency set up thereby and also connected to the synthesizing means and the dividing means to control the values of the said intermediate frequency and of the division factor in dependence on the value of the output frequency set up, such that the value of intermediate frequency produces, when divided by the division factor of the dividing means, the desired output frequency.
Claim 2
Dependent Claim
129 words
A frequency synthesizing system, comprising: frequency synthesizing means operative to produce an adjustable intermediate frequency; frequency dividing means connected to receive the intermediate frequency and to divide it by an adjustable division factor to produce an output frequency; setting means operable to set up a desired value of the output frequency; and control means connected to the setting means to respond to the value of the output frequency set up thereby and also connected to the synthesizing means and the dividing means to control the values of the said intermediate frequency and of the division factor in dependence on the value of the output frequency set up, such that the value of intermediate frequency produces, when divided by the division factor of the dividing means, the desired output frequency.
Claim 3
Dependent Claim
121 words
A system according to claim 1, in which the control means comprises: selecting means operative to produce, for each desired value of the output frequency set up by the setting means, a different and predetermined first control output representing a particular value of division factor, multiplying means connected to the setting means and the selecting means and operative to multiply the desired value of the output frequency set up by the setting means and the first control output to produce a second control output, means feeding the first control output to the dividing means to set the division factor thereof, and means feeding the second control output to the frequency synthesizing means to set the value of the said intermediate frequency.
Claim 4
Dependent Claim
60 words
A system according to claim 2, in which the dividing means comprises means operative to divide the intermediate frequency by a division factor of X x , where X is a fixed integer, and x is an integer which is varied in dependence on the value of the first control output whereby to vary the value of the division factor.
Claim 5
Dependent Claim
48 words
A system according to claim 3, in which the dividing means comprises means for dividing the intermediate frequency by an additional factor of Y y where Y is a fixed integer, and y is an integer which is manually variable to alter the range of the output frequency.
Claim 6
Dependent Claim
64 words
A system according to claim 2, in which the dividing means comprises means operative to divide the intermediate frequency by a division factor of X x .Y y , where X and Y are fixed integers and x and y are integers which are varied in dependence on the value of the first control output, whereby to vary the value of the division factor.
Claim 7
Dependent Claim
15 words
A system according to claim 5, in which X is 2 and Y is 10.
Claim 8
Dependent Claim
32 words
A synthesizing system according to claim 1, wherein said frequency synthesizing means includes a plurality of digit circuits, said digit circuits being connected in a serial fashion to produce said intermediate frequency.
Claim 9
Dependent Claim
22 words
A snythesizing system according to claim 7, wherein each of said plurality of digit circuits further includes first and second phase-locked loops.
Claim 10
Dependent Claim
85 words
An apparatus according to claim 8, wherein each of said first phase-locked loops includes a first means for generating frequencies, first means for detecting a difference in frequency between two signals, said first detecting means having an output voltage proportional to said frequency difference, which output voltage is applied to said first frequency generating means, and a first dividing means connected to said first detecting means and said first frequency generating means and controlled by said control means for phase locking said first phase-locked loop.
Claim 11
Independent Claim
31 words
An apparatus according to cliam 9, wherein said frequency generating means of said first phase-locked loop is connected to said second phase-locked loop in each of said plurality of digit circuits.
Claim 12
Independent Claim
31 words
An apparatus according to cliam 9, wherein said frequency generating means of said first phase-locked loop is connected to said second phase-locked loop in each of said plurality of digit circuits.
Claim 13
Dependent Claim
89 words
An apparatus according to claim 10, wherein each of said second phase-locked loops includes means for mixing two input frequencies, the frequency of the output of said mixer being the difference betweeen said two input frequencies, and further includes a second means for generating frequencies, a second means for detecting a difference in frequency between first and second signals connected to said mixer means and said second frequency generating means, said second detecting means having a voltage output proportional to the frequency difference between said first and second signals.
Claim 14
Dependent Claim
88 words
An apparatus according to claim 1, wherein said control means includes a multiplexer for converting a frequency value set on said setting means to a serial, decade-by-decade signal, a plurality of multipliers connected to said multiplexer for multiplying said serial signal, a plurality of gating means connected to said multipliers for passing selected outputs of said multiplier means, and a plurality of storage means connected to said plurality of gating means for storing, in parallel fashion, said passed selected outputs, each digit circuit having an associated storage means.
Claim 15
Dependent Claim
73 words
An apparatus in accordance with claim 12, wherein said dividing means comprises a plurality of divider networks, each of said plurality of divider networks including a binary divider, a low-pass filter, connected to said binary divider, an output gate connected to said filter and actuated by said control means, said control means further including means for selecting a specific divider network such that said intermediate frequency is divided down to set frequency value.
References Cited (Backward Citations)
US3229219A
Cited
US3202930A
Cited
US3268831A
Cited
US3208005A
Cited
US3372339A
Cited
US3293561A
Cited
US3319178A
Cited
US3372346A
Cited
US3479610A
Cited
US3435367A
Cited
US3551826A
Cited
US3657664A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1981-04-24 | 1981-10-24 | 1982-04-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1985-04-24 | 1985-10-24 | 1986-04-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1989-04-24 | 1989-10-24 | 1990-04-25 | $7700.00 | Window Closed / Lapsed |