Patent US4065770A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4065770A Expired / Lapsed US ⏱️ 0.0 years remaining

Digital scan converters

Assignee: UK Secretary of State for Defence
•
Filing: 1976-04-07
•
Granted: 1977-12-27
•
Expires: 1996-04-07
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A digital scan converter for use with a mobile (eg airborne) radar or other surveillance apparatus, having ground-stabilized storage allocations and apparatus-stabilized display, provisions for polar to cartesian coordinate transformation and scan to scan integration, and having a random-access store in which each store location is arranged to hold the digital data for a plurality of spots on the display.

Inventors

  • 👤 Thomas Royston Berry

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 22:23
CPC Classifications
G; G01; G01S; G01S7/00; G01S7/02; G01S7/28; G01S7/285; G01S7/295; G01S7/298

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 196 words
A digital scan converter, comprising means for receiving response signals from a mobile surveillance apparatus; means for digitizing the said response signals and providing digital indications of the positions from which the response signals have been returned, in terms of coordinates related to the instantaneous position of the mobile surveillance apparatus; a position register for receiving and storing digital indications of the said instantaneous position; a random-access memory having a multitude of addressible locations in which the digitized response signals may be stored; input scan means for directing the digitized response signals into locations in the random-access memory whose addresses are derived from the said coordinates and the contents of the position register so that each digitized response signal is directed to a location whose address is a function of coordinates of the position from which it was returned to the surveillance apparatus; output scan means for reading out signals from the random-access memory according to a raster scan starting from a location whose address is a function of the contents of the position register; and video display means for providing a visual display in response to the signals read out by the output scan means.
Claim 2
Dependent Claim 196 words
A digital scan converter, comprising means for receiving response signals from a mobile surveillance apparatus; means for digitizing the said response signals and providing digital indications of the positions from which the response signals have been returned, in terms of coordinates related to the instantaneous position of the mobile surveillance apparatus; a position register for receiving and storing digital indications of the said instantaneous position; a random-access memory having a multitude of addressible locations in which the digitized response signals may be stored; input scan means for directing the digitized response signals into locations in the random-access memory whose addresses are derived from the said coordinates and the contents of the position register so that each digitized response signal is directed to a location whose address is a function of coordinates of the position from which it was returned to the surveillance apparatus; output scan means for reading out signals from the random-access memory according to a raster scan starting from a location whose address is a function of the contents of the position register; and video display means for providing a visual display in response to the signals read out by the output scan means.
Claim 3
Dependent Claim 56 words
A digital scan converter as claimed in claim 1 and wherein the random-access memory includes means for storing data in words each comprising a specified number of digital signals, each word stored in said random-access memory comprising the digitized response signals relating to a plurality of spots which are to be reproduced consecutively in the display.
Claim 4
Dependent Claim 145 words
A digital scan converter as claimed in claim 1 and wherein each addressible location in the random-access memory comprises means for storing the digits of a plurality of the digitized response signals; the input scan means comprising means for generating sequences of multi-bit address signals and for directing each digitized response signal according to one of the multi-bit address signals so that at least one least significant bit of each address signal is used to direct the digitized response signal to particular bit positions in an addressible location specified by the more significant bits of the address signal; the output scan means and video display means being connected to co-operate with said random-access memory to cause the digitized response signals stored in each addressible location in the random-access memory to be read out and used to control consecutive and adjacent increments of the visual display.
Claim 5
Dependent Claim 68 words
A digital scan converter as claimed in claim 1 and wherein the output scan means comprises a second random-access memory digital integration circuit means for making a weighted summation of signals in corresponding locations of both random-access memories and replacing the signals in the second random-access memory with the results of these summations, and means for applying signals from the second random-access memory to the visual display means.
Claim 6
Dependent Claim 60 words
A digital scan converter as claimed in claim 1 and wherein each location of the random-access memory includes means for storing a data word comprising enough bits to represent a plurality of the digitized response signals, said random-access memory being connected to receive digitized response signals returned from a plurality which are to be represented consecutively in the visual display.
Claim 7
Dependent Claim 85 words
A digital scan converter as claimed in claim 1 and wherein the said means for digitizing the said response signals and providing digital indications of the positions from which the response signals have been returned comprises means for sampling the response signals at regular intervals and for forming digital representations of sampled values of the response signals, and means for forming a sequence of multi-bit address signals representing relative co-ordinates of the positions from which the sampled values of the response signals have been returned.
Claim 8
Dependent Claim 174 words
A digital scan converter as claimed in claim 6 and wherein each of the said locations in the random-access memory comprises means for storing a data word comprising enough bits to represent a plurality of said digital representations of sampled values, the said input scan means comprising means operative to direct the digital representation of a single sampled value into a specific storage area determined by at least one bit of a concurrent multi-bit address signal within a location whose address is a function of the other bits of the concurrent multi-bit address signal, in each of the said regular intervals, and the said output scan means comprises an output register constructed and connected to receive the whole contents of one of the said locations of the random-access memory representing a plurality of sampled response signal values during each of the said regular intervals, and means for presenting the said contents to the video display means in a plurality of steps so that the successive sampled values control consecutive increments of the visual display.
Claim 9
Dependent Claim 116 words
A digital scan converter as claimed in claim 6 and wherein the said means for forming the multibit address signals comprises means for forming digital representations of co-ordinate increments r sin θ and r cos θ wherein r is the range increment corresponding to the duration of one of the said regular intervals and θ represents the azimuthal direction from which the response signals are being received, an accumulator register, and means for entering signals from the position register into the accumulator register for forming the multibit address signals by successive additions of the representations of r sin θ and r cos θ to the contents of the accumulator register in synchronism with the sampling actions.

References Cited (Backward Citations)

US3810174A Cited
US3633173A Cited
US3827027A Cited
US3765018A Cited
US4002827A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1980-12-26 1981-06-27 1981-12-27 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1984-12-26 1985-06-27 1985-12-27 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1988-12-26 1989-06-27 1989-12-27 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag