Patent US4059845A successfully refreshed from Google Patents.
US4059845A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Fail-safe time delay circuit
Assignee: Trane US Inc
•
Filing: 1976-05-14
•
Granted: 1977-11-22
•
Expires: 1996-05-14
Abstract
Abstract A fail-safe time delay circuit comprising a detection relay for sensing the presence and absence of an input signal, a switching relay for assuming a first and a second condition in accordance with the presence and absence of the input signal, and a programmable unijunction transistor oscillating circuit, a silicon controlled rectifier gating circuit and a d.c. making circuit including a solid-state Colpitts oscillator and half-wave rectifier controlled by the second condition of the switching relay for providing a predetermined time delay period between the disappearance and the reappearance of the input signal prior to permitting the switching relay reassume its first condition.
Inventors
- 👤 Dick J. Kolkman
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 11:46
CPC Classifications
H; H01; H01H; H01H47/00; H01H47/02; H01H47/18; B; B61; B61L; B61L13/00; B61L13/002; B61L29/00; B61L29/08; B61L29/18
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
146 words
A fail-safe time delay circuit comprising, detection means for sensing the presence and absence of an input signal on a pair of terminals, switching means connectable between said pair of input signal terminals and a pair of d.c. supply terminals, said switching means assuming a first and a second condition in accordance with the presence and absence of the input signal on said pair of input signal terminals, oscillating means connectable to said pair of d.c. supply terminals, gating means connected to said oscillating means, and d.c. making means connectable to said pair of d.c. supply terminals, and said oscillating, gating and d.c. making means controlled by the second condition of said switching means for providing a time delay period between the disappearance and the reappearance of the input signal on said pair of input signal terminals prior to said switch means reassuming the first condition.
Claim 2
Dependent Claim
146 words
A fail-safe time delay circuit comprising, detection means for sensing the presence and absence of an input signal on a pair of terminals, switching means connectable between said pair of input signal terminals and a pair of d.c. supply terminals, said switching means assuming a first and a second condition in accordance with the presence and absence of the input signal on said pair of input signal terminals, oscillating means connectable to said pair of d.c. supply terminals, gating means connected to said oscillating means, and d.c. making means connectable to said pair of d.c. supply terminals, and said oscillating, gating and d.c. making means controlled by the second condition of said switching means for providing a time delay period between the disappearance and the reappearance of the input signal on said pair of input signal terminals prior to said switch means reassuming the first condition.
Claim 3
Dependent Claim
38 words
A fail-safe time delay circuit as defined in claim 1, wherein said detection means includes a relay having its coil coupled to said pair of input signal terminals and having an inhibit contact coupled to said oscillating means.
Claim 4
Dependent Claim
32 words
A fail-safe time delay circuit as defined in claim 1, wherein said switching means includes a relay having its coil connectable to said pair of input signal terminals through a front contact.
Claim 5
Dependent Claim
30 words
A fail-safe time delay circuit as defined in claim 1, wherein said oscillating means includes a programmable unijunction transistor which is connectable to said pair of d. c. supply terminals.
Claim 6
Dependent Claim
26 words
A fail-safe time delay circuit as defined in claim 1, wherein said gating means includes a silicon controlled rectifier which is gated by said oscillating means.
Claim 7
Dependent Claim
33 words
A fail-safe time delay circuit as defined in claim 1, wherein said d. c. making means includes an oscillator and a rectifier which are connectable to said pair of d. c. supply terminals.
Claim 8
Dependent Claim
24 words
A fail-safe time delay circuit as defined in claim 1, wherein a charging capacitor is connected to said pair of d. c. supply terminals.
Claim 9
Dependent Claim
40 words
A fail-safe time delay circuit as defined in claim 1, wherein said oscillating means includes a first timing network having a time constant which is related to a time constant of a second timing network connectable to said switching means.
Claim 10
Dependent Claim
20 words
A fail-safe time delay circuit as defined in claim 8, wherein said first and second timing networks include ganged resistances.
Claim 11
Dependent Claim
30 words
A fail-safe time delay circuit as defined in claim 7, wherein said charging capacitor is discharged through said switching means when said gating means is triggered by said oscillating means.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1980-11-21 | 1981-05-23 | 1981-11-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1984-11-21 | 1985-05-23 | 1985-11-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1988-11-21 | 1989-05-23 | 1989-11-22 | $7700.00 | Window Closed / Lapsed |