Patent US4057846A successfully refreshed from Google Patents.
US4057846A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Bus steering structure for low cost pipelined processor system
Assignee: International Business Machines Corp
•
Filing: 1976-06-07
•
Granted: 1977-11-08
•
Expires: 1996-06-07
Abstract
Abstract Logic circuitry is provided for controlling the transfer of data between 1) a low cost pipelined processor and its associated memory, 2) between the processor and input/output devices, and 3) between the input/output devices and memory. A plurality of unidirectional busses are provided to interface the processor and memory and a bidirectional buss is provided to interface with the input/output devices. The logic circuitry provides a control function to steer data over the proper buss structures interconnecting the processor, the memory and the input/output devices and provides those interconnections in a manner which allows the processor to overlap input and output functions.
Inventors
- 👤 William Clyde Cockerill
- 👤 Louis Michael Hornung
- 👤 Donavon William Johnson
- 👤 Richard Alan Vrba
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 03:18
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/14; G06F13/20; G06F13/28; G06F13/282; G06F13/38; G06F13/40; G06F13/4004; G06F13/4027
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
183 words
In a word processing system including a CPU, a memory, and a plurality of I/O devices which operate at speeds slower than said CPU and said memory, apparatus for controlling the flow of information among said CPU, said memory, and said I/O devices comprising: a first unidirectional buss connected to the output of the CPU for transmitting information signals from the CPU; a second unidirectional buss connected to the output of said memory for transmitting information signals from said memory; a third unidirectional buss connected to the input of said CPU for transmitting information signals to said CPU; a bidirectional buss connected to said I/O devices for transmitting information to and from said I/O devices; decoding means connected to said CPU for decoding control signals from the CPU; and gating means responsive to said decoding means and connected to said first unidirectional buss, said second unidirectional buss, said third unidirectional buss, and said bidirectional buss for receiving information from said first and second unidirectional busses and said bidirectional buss and transferring the received information onto said third unidirectional buss or said bidirectional buss.
Claim 2
Dependent Claim
183 words
In a word processing system including a CPU, a memory, and a plurality of I/O devices which operate at speeds slower than said CPU and said memory, apparatus for controlling the flow of information among said CPU, said memory, and said I/O devices comprising: a first unidirectional buss connected to the output of the CPU for transmitting information signals from the CPU; a second unidirectional buss connected to the output of said memory for transmitting information signals from said memory; a third unidirectional buss connected to the input of said CPU for transmitting information signals to said CPU; a bidirectional buss connected to said I/O devices for transmitting information to and from said I/O devices; decoding means connected to said CPU for decoding control signals from the CPU; and gating means responsive to said decoding means and connected to said first unidirectional buss, said second unidirectional buss, said third unidirectional buss, and said bidirectional buss for receiving information from said first and second unidirectional busses and said bidirectional buss and transferring the received information onto said third unidirectional buss or said bidirectional buss.
Claim 3
Dependent Claim
29 words
The apparatus of claim 1 wherein said first unidirectional buss is further connected to the input of said memory for transmitting information signals from said CPU to said memory.
Claim 4
Dependent Claim
42 words
The apparatus of claim 2 includes a means for transferring information from said CPU onto said first unidirectional buss to said memory is executed concurrently with a transfer of information by said gating means onto said third unidirectional buss to said CPU.
Claim 5
Dependent Claim
42 words
The apparatus of claim 2 includes a means for transferring information from said CPU onto said first unidirectional buss to said memory is executed concurrently with a transfer of information by said gating means onto said bidirectional buss to said I/O devices.
Claim 6
Dependent Claim
46 words
The apparatus of claim 2 includes a means for transferring information from said CPU onto said first unidirectional buss to said memory is executed concurrently with a transfer of information by said gating means from said bidirectional buss onto said third unidirectional buss to said CPU.
Claim 7
Dependent Claim
42 words
The apparatus of claim 2 wherein said gating means includes means for disconnecting said bidirectional buss from the remainder of the system during transfers of information from said CPU to said memory and transfers of information from said memory to said CPU.
Claim 8
Dependent Claim
52 words
The apparatus of claim 2 further including I/O devices which operate a speed comparable to said memory speeds and having an input connected to said first unidirectional buss for receiving information signals from said processor and an output connected to said second unidirectional buss for transmitting information signals to said gating means.
References Cited (Backward Citations)
US3416139A
Cited
US4016546A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1980-11-07 | 1981-05-09 | 1981-11-08 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1984-11-07 | 1985-05-09 | 1985-11-08 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1988-11-07 | 1989-05-09 | 1989-11-08 | $7700.00 | Window Closed / Lapsed |