US4057768A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Variable increment phase locked loop circuit
Assignee: International Business Machines Corp
•
Filing: 1976-11-11
•
Granted: 1977-11-08
•
Expires: 1996-11-11
Abstract
Abstract A variable increment phase locked loop circuit designed for use in a digital data communications system wherein a data input signal is synchronized with a local feedback signal by means of comparing the data input signal and the local feedback signal, and providing frequency adjustments to the feedback signal that are proportional to the instantaneous deviation between the data input signal and the feedback signal. In one embodiment, the circuit is not responsive to deviations between the data input signal and the feedback signal that are less than a preset threshold value. The output of the circuit is useful as a stabilized system clock signal.
Inventors
- 👤 Hans Yohanan Juliusburger
- 👤 Donald Wortzman
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 08:52
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/099; H03L7/0991; H03L7/0992; H04; H04L; H04L7/00; H04L7/02; H04L7/033; H04L7/0331
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
107 words
A digital phase locked loop circuit for synchronizing the phase and frequency of a digital local feedback signal with a digital data input signal comprising means for comparing the feedback signal and the data input signal during a predetermined sequence and measuring a number of pulses which represents the instantaneous phase deviation between said signals, and means responsive to an output of said comparator means for effecting phase adjustments of the feedback signals by adding to or deleting groups of pulses from the comparator output signal during each said sequence that are proportional to the instantaneous phase deviation between the feedback signal and the data input signal.
Claim 2
Dependent Claim
107 words
A digital phase locked loop circuit for synchronizing the phase and frequency of a digital local feedback signal with a digital data input signal comprising means for comparing the feedback signal and the data input signal during a predetermined sequence and measuring a number of pulses which represents the instantaneous phase deviation between said signals, and means responsive to an output of said comparator means for effecting phase adjustments of the feedback signals by adding to or deleting groups of pulses from the comparator output signal during each said sequence that are proportional to the instantaneous phase deviation between the feedback signal and the data input signal.
Claim 3
Dependent Claim
39 words
The digital phase locked loop circuit of claim 1 further including adjustable threshold circuit means for disabling said phase adjusting means until the instantaneous phase deviation between the feedback signal and the data signal exceeds said predetermined threshold value.
Claim 4
Dependent Claim
29 words
The digital phase locked loop circuit of claim 1 further including synchronous reversible counter means for measuring the instantaneous deviation between the feedback signal and the data input signal.
Claim 5
Dependent Claim
22 words
The digital phase locked loop circuit of claim 1 wherein a gated feedback shift register is utilized as said reversible counter means.
Claim 6
Dependent Claim
68 words
The digital phase locked loop circuit of claim 1 wherein said phase adjusting means includes means for identifying a data condition wherein a data input pulse occurs in advance of a feedback signal pulse whereupon the comparator means commences to count pulses until the arrival of said feedback signal pulse, whereupon it utilizes the accumulated count to effect a precisely determined advance of the following feedback signal pulse.
Claim 7
Dependent Claim
143 words
A digital phase locked loop circuit for synchronizing the phase and frequency of a digital feedback signal with a digital data input signal comprising synchronous reversible counter means, signal pulse generator means for producing a standard clock count, comparator means adapted to receive inputs representing the data input signal and the feedback signal for producing an output to the counter whereby the counter measures the instantaneous phase deviation between the leading edge of a pulse of a feedback signal and the leading edge of the pulse of the data input signal during a particular measuring sequence, and counter control means responsive to said comparator signal for adding to or deleting groups of pulses from said comparator output signal that are proportional to the instantaneous phase deviation measured by said counter means during said sequence and repeating the measuring sequence until synchronization is achieved.
Claim 8
Dependent Claim
143 words
A digital phase locked loop circuit for synchronizing the phase and frequency of a digital feedback signal with a digital data input signal comprising synchronous reversible counter means, signal pulse generator means for producing a standard clock count, comparator means adapted to receive inputs representing the data input signal and the feedback signal for producing an output to the counter whereby the counter measures the instantaneous phase deviation between the leading edge of a pulse of a feedback signal and the leading edge of the pulse of the data input signal during a particular measuring sequence, and counter control means responsive to said comparator signal for adding to or deleting groups of pulses from said comparator output signal that are proportional to the instantaneous phase deviation measured by said counter means during said sequence and repeating the measuring sequence until synchronization is achieved.
Claim 9
Dependent Claim
52 words
The digital phase locked loop circuit of claim 6 wherein said counter control means includes threshold circuit means for preventing the addition or deletion of groups of pulses from said comparator output signal unless the instantaneous deviation between the feedback signal and the data input signal exceeds a predetermined adjustable threshold value.
References Cited (Backward Citations)
US3840821A
Cited
US3651422A
Cited
US3689849A
Cited
US3883817A
Cited
US3872397A
Cited
US3882412A
Cited
US3913028A
Cited
US3931585A
Cited
US3928813A
Cited
US3956710A
Cited
US4001713A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1980-11-07 | 1981-05-09 | 1981-11-08 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1984-11-07 | 1985-05-09 | 1985-11-08 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1988-11-07 | 1989-05-09 | 1989-11-08 | $7700.00 | Window Closed / Lapsed |