Patent US4031516A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4031516A Expired / Lapsed US ⏱️ 0.0 years remaining

Transmission data processing device

Assignee: Casio Computer Co Ltd
•
Filing: 1975-06-04
•
Granted: 1977-06-21
•
Expires: 1995-06-04
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A transmission data processing device has a memory for storing a series transmission data comprised of each work data with an n-bit word positioning code inserted therebetween and including m-bit letter, numeral and function data, the function and numerical data being capable of taking an n-bit configuration, the function data including together with the word positioning code a code for designating an m-bit configuration in which n is smaller than m. When the n-bit word positioning code is read out of the series transmission data stored in the memory, each data in a group of characters constituting all or part of the word data is read out as an n-bit configuration and, when the n-bit function data for designating an m-bit configuration is read out, each data in a group of characters constituting all or part of the word data is switched from the n-bit to the m-bit configuration and transmitted as such until the next word positioning code is read out.

Inventors

  • 👤 Toshio Kashio

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-07 20:45
CPC Classifications
G; G06; G06F; G06F3/00; G06F3/01; G06F3/02; G06F3/0227

Claims Analysis

Total Claims: 13
Claim 1
Independent Claim 214 words
A transmission data processing device for serially transmitting records each constituted by data word of variable length which have word positioning codes (wp) interposed among them and each of which includes a spontaneous number of binary-coded characters, said device comprising: a memory means (31) for storing as a series transmission data a record comprised of predominantly numeric data characters coded in n bits, of data characters including at least one character and coded in m bits and of specific function codes (α) of n bits and inserted immediately before at least said data characters and contained in each data word, where n is smaller than m; means (A0 6) coupled to said memory means (31) for detecting said function codes (α) read out from said memory means (31); bit configuration designating means (OR 5, delay 23 AND A0 8) having an input coupled to said detecting means (A0 6) for reading in m-bit configuration the data characters from said memory means (31) after said detection means produces a detection output; and means (A0 5, In 9) coupled to said memory means (31) and to said designating means (OR 5, delay 23, AND A0 8) for releasing the m-bit configuration designating mode of said designating means upon detection of an n bit word positioning code.
Claim 2
Dependent Claim 214 words
A transmission data processing device for serially transmitting records each constituted by data word of variable length which have word positioning codes (wp) interposed among them and each of which includes a spontaneous number of binary-coded characters, said device comprising: a memory means (31) for storing as a series transmission data a record comprised of predominantly numeric data characters coded in n bits, of data characters including at least one character and coded in m bits and of specific function codes (α) of n bits and inserted immediately before at least said data characters and contained in each data word, where n is smaller than m; means (A0 6) coupled to said memory means (31) for detecting said function codes (α) read out from said memory means (31); bit configuration designating means (OR 5, delay 23 AND A0 8) having an input coupled to said detecting means (A0 6) for reading in m-bit configuration the data characters from said memory means (31) after said detection means produces a detection output; and means (A0 5, In 9) coupled to said memory means (31) and to said designating means (OR 5, delay 23, AND A0 8) for releasing the m-bit configuration designating mode of said designating means upon detection of an n bit word positioning code.
Claim 3
Dependent Claim 19 words
A transmission data processing device according to claim 1 in which said memory means comprises a magnetic memory device.
Claim 4
Dependent Claim 38 words
A transmission data processing device according to claim 1 in which said detecting means detects a function code which includes a word positioning code for designating an n-bit configuration and a specific code for designating an m-bit configuration.
Claim 5
Dependent Claim 39 words
A transmission data processing device according to claim 1 in which the bit configuration of each data character of the m-bit data characters in said record does not include any bit configuration from which the n-bit code is designated.
Claim 6
Dependent Claim 50 words
A transmission data processing device according to claim 1 in which said word positioning codes (wp) are of two types, each word positioning code (wp) of one type being a function code (α) in the form of a single character when it is followed by an m bit data character.
Claim 7
Dependent Claim 22 words
A transmission data processing device according to claim 1, further including means for inputting the series transmission data into said memory means.
Claim 8
Dependent Claim 172 words
A transmission data processing device according to claim 6 in which said input means comprises: means (11) for inputting in parallel binary signals constituting coded data; means (12) for detecting a word positioning code and an m-bit data character in response to an output from said binary signal input means (11); means (30) for designating according to a detection output from said detection means (12) whether any data should be read out from said binary signal input means (11) in n-bit configuration or in m-bit configuration; means (16) for determining the timing with which a data is to be read out from said binary signal input means (11) in the designated bit configuration; and logic circuit means (A 1 to A 8 , OR 1 , OR 2 ) coupled to said readout timing determining means (16), input means (11) and to said bit configuration designating means (30) and adapted to store into a memory device coded data from said binary signal input means (11) in the form of serial coded data.
Claim 9
Dependent Claim 54 words
A transmission data processing device according to claim 7 in which said bit configuration designating means comprises a logic circuit including a counter for supplying to said first group of logic circuits, upon receipt of a word positioning code detection output from said detecting means (12), an output for designating an n-bit data item.
Claim 10
Dependent Claim 55 words
A transmission data processing device according to claim 7 in which said bit configuration designating means comprises a logic circuit including a counter adapted to supply to said second group of logic circuits, upon receipt of an m-bit data character detection output from said detecting means (12), an output for designating an m-bit data item.
Claim 11
Dependent Claim 69 words
A transmission data processing device according to claim 7 in which said logic circuit means comprises a first group of logic circuits for reading out the n-bit configuration data from said data input means in response to the timing output from said data readout timing determining means; and a second group of logic circuit groups, including said first group of logic circuits, for reading out the m-bit configuration data.
Claim 12
Dependent Claim 56 words
A transmission data processing device according to claim 10 in which said first group of logic circuits comprises n number of AND circuits and is adapted to receive as gate inputs a coded data from said data input, a timing output from said timing determining means and a control output from said bit configuration designating means.
Claim 13
Dependent Claim 64 words
A transmission data processing device according to claim 10 in which said second group of logic circuits includes said first group of logic circuits and comprises m number of AND circuits adapted to receive as a gate input a coded data from said data input means, a timing output from said timing determining means and a control output from said bit configuration designating means.

References Cited (Backward Citations)

US2801406A Cited
US3210734A Cited
US3208046A Cited
US3689915A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1980-06-20 1980-12-20 1981-06-21 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1984-06-20 1984-12-20 1985-06-21 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1988-06-20 1988-12-20 1989-06-21 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag