← Back to Patent Explorer
US4016410A Expired / Lapsed US ⏱️ 0.0 years remaining

Signal processor with digital filter and integrating network

Assignee: US Philips Corp
•
Filing: 1975-11-20
•
Granted: 1977-04-05
•
Expires: 1995-11-20
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract System comprising an integrating digital signal processing device to which input signal samples x(nT) are supplied with a period T and which supplies output signal samples z(mrT) with a period rT. To this end in this integrating signal processing device consecutive groups having a period rT and consisting of r successive consecutive signal samples are processed beforehand in a non-recursive digital filter for generating auxiliary signal samples y(mrT) which occur with a period rT, the last mentioned samples being integrated in an integrating network for generating the output signal samples z(mrT).

Inventors

  • 👤 Ludwig Desire Johan Eggermont

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 06:30
CPC Classifications
H; H03; H03H; H03H17/00; H03H17/02; H03H17/0283; H03H17/0286; H03H17/0288; H03H17/04; H03H17/0416; H03H17/0427; H03H17/0438; H03H17/0444

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 136 words
A signal processing device comprising input means for supplying a sequence of input signals x(nT), where n is an integer, and T a predetermined input sampling period; digital filter means connected to said input means, and having an output for producing a sequence of binary coded auxiliary signals y(mrT), having a predetermined sampling frequency relationship to said input signals given by ##EQU11## wherein W is a weighting factor; m = 0, 1, 2, 3 . . . etc.; rT is the sampling period of said auxiliary signals; and x(mr-i)T = 0 for mr-i <0; and an integrating network having an input connected to said output of said digital filter means, and an output for generating signal samples z(mrT) related to said auxiliary signal samples by ##EQU12## where z [(m-1)rT] = 0 for all m-1 < 0.
Claim 2
Dependent Claim 136 words
A signal processing device comprising input means for supplying a sequence of input signals x(nT), where n is an integer, and T a predetermined input sampling period; digital filter means connected to said input means, and having an output for producing a sequence of binary coded auxiliary signals y(mrT), having a predetermined sampling frequency relationship to said input signals given by ##EQU11## wherein W is a weighting factor; m = 0, 1, 2, 3 . . . etc.; rT is the sampling period of said auxiliary signals; and x(mr-i)T = 0 for mr-i <0; and an integrating network having an input connected to said output of said digital filter means, and an output for generating signal samples z(mrT) related to said auxiliary signal samples by ##EQU12## where z [(m-1)rT] = 0 for all m-1 < 0.
Claim 3
Dependent Claim 36 words
The device as defined in claim 1, further comprising a non-recursive digital filter arranged for convoluting N signal samples with N filter coefficients where N is an integer, having an output connected to said input means.
Claim 4
Dependent Claim 60 words
The device as defined in claim 2, wherein said digital filter means form one non-recursive digital filter having original filter coefficients h(k) arranged for convoluting N + r - 1 signal samples x(nT) with N + r - 1 filter coefficients h'(j), the relation between h'(j) and h(k) being given by the equation: ##EQU13## where ≦ k≦ n-1 and 0≦j≦N+r-1.
Claim 5
Dependent Claim 55 words
The device as defined in claim 1, further comprising an input circuit including a storage device to which said signal samples x(nT) are applied, said storage device being arranged for storing a group of r consecutive signal samples x(nT) and for transferring, each time with a period rT, such group to said digital filter means.
Claim 6
Dependent Claim 53 words
The device as defined in claim 1, wherein said input signals represent a delta modulated signal, having delta modulation pulses x(nT) occurring with a given input sampling period T, and said signal samples z(mrT) represent a pulse code modulated signals within which pulse groups z(mrT) occur with a given output sampling period rT.

References Cited (Backward Citations)

US3522546A Cited
US3639848A Cited
US3665171A Cited
US3777130A Cited
US3699321A Cited
US3814917A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1980-04-04 1980-10-04 1981-04-05 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1984-04-04 1984-10-04 1985-04-05 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1988-04-04 1988-10-04 1989-04-05 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag