Patent US3005321A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3978347A Expired / Lapsed US ⏱️ 0.0 years remaining

High band width emitter coupled logic gate

Assignee: Motorola Solutions Inc
•
Filing: 1974-10-02
•
Granted: 1976-08-31
•
Expires: 1994-10-02
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A high band width logic gate including a basic current switch logic block and emitter-follower output transistors. A switchable active circuit current sink is connected between an internal voltage switching node associated with the current switch logic gate and the emitter terminal of the emitter-follower output transistor. The active current sink is switched between a relatively low conductive state to a relatively high nonsaturating conductive state in order to maintain substantially constant current flow through the emitter-follower output transistor during switching of the logic gate in order to significantly improve AC beta roll off characteristics.

Inventors

  • 👤 Roger L. Hollstein
  • 👤 Ramachandra A. Rao

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 18:10
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/08; H03K19/082; H03K19/086; H03K19/01; H03K19/013; H03K19/0136

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 216 words
A high band width current switch logic circuit comprising: a. a current switch logic circuit having input terminals for receiving logic signals, b. a first emitter-follower output transistor coupled to said current switch logic circuit for providing drive to a first load, and the emitter terminal of said first emitter-follower output transistor constituting a in-phase output terminal means, c. a second emitter-follower output transistor coupled to said current switch logic circuit for providing drive to a second load, and the emitter terminal of said second emitter-follower output transistor constituting an out-of-phase output terminal means, d. a first switchable current sink means responsive and coupled to a first internal voltage switching node of said current switch logic circuit and coupled to the emitter terminal of said first emitter-follower output transistor for providing a substantially fixed value of current flow through said first emitter-follower output transistor during switching and quiescent operation of said current switch logic circuit in response to said logic signals, and e. said first switchable current sink means including a first switchable current source means and an active voltage translating circuit means coupled between said first internal voltage switching node and said first switchable current source means for selectively placing said first switchable current source means either in a high switchable or low conductive state.
Claim 2
Dependent Claim 216 words
A high band width current switch logic circuit comprising: a. a current switch logic circuit having input terminals for receiving logic signals, b. a first emitter-follower output transistor coupled to said current switch logic circuit for providing drive to a first load, and the emitter terminal of said first emitter-follower output transistor constituting a in-phase output terminal means, c. a second emitter-follower output transistor coupled to said current switch logic circuit for providing drive to a second load, and the emitter terminal of said second emitter-follower output transistor constituting an out-of-phase output terminal means, d. a first switchable current sink means responsive and coupled to a first internal voltage switching node of said current switch logic circuit and coupled to the emitter terminal of said first emitter-follower output transistor for providing a substantially fixed value of current flow through said first emitter-follower output transistor during switching and quiescent operation of said current switch logic circuit in response to said logic signals, and e. said first switchable current sink means including a first switchable current source means and an active voltage translating circuit means coupled between said first internal voltage switching node and said first switchable current source means for selectively placing said first switchable current source means either in a high switchable or low conductive state.
Claim 3
Dependent Claim 81 words
A high band width current switch logic circuit as in claim 1 further comprising: a. a second switchable current sink means responsive and coupled to a second internal voltage switching node of said current switch logic circuit and coupled to the emitter terminal of said second emitter-follower output transistor for providing a substantially fixed value of current flow through said second emitter-follower output transistor during switching and quiescent operation of said current switch logic circuit in response to said logic signals.
Claim 4
Dependent Claim 27 words
A high band width current switch logic circuit as in claim 2 wherein: a. said second switchable current sink means comprises a second switchable current source means.
Claim 5
Dependent Claim 58 words
A high band width current switch logic circuit in claim 3 wherein: a. said second switchable current source means further includes a second active voltage translating circuit means coupled between said second internal node and said second switchable current source means for selectively placing said second switchable current source means either in a high or low conductive state.
Claim 6
Dependent Claim 28 words
A high band width current switch logic circuit as in claim 4 wherein: a. said first and second switchable current source means each comprise a transistor and resistor.
Claim 7
Dependent Claim 29 words
A high band width current switch logic circuit as in claim 5 wherein: a. said first and second active voltage translating circuit means each comprise a transistor and diode.

References Cited (Backward Citations)

US3590274A Cited
US3699355A Cited
US3743856A Cited
US3868517A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1979-08-31 1980-03-01 1980-08-31 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1983-08-31 1984-03-01 1984-08-31 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1987-08-31 1988-03-01 1988-08-31 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag