Patent US3978285A successfully refreshed from Google Patents.
US3978285A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Frame synchronizing device
Assignee: NEC Corp
•
Filing: 1975-06-12
•
Granted: 1976-08-31
•
Expires: 1995-06-12
Abstract
Abstract The frame holding time can be materially extended without increasing the counter size by insertion of a delay circuit and an AND gate between the framing detector and hunting means. Hunting operation is performed under control of the logical AND of the detector output and its retarded counterpart. The frame holding time obtained in the present invention corresponds to the sum of the retardation time of the delay circuit and the frame holding time of the conventional device.
Inventors
- 👤 Yoichi Tan
- 👤 Shinji Ono
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 19:49
CPC Classifications
H; H04; H04L; H04L7/00; H04L7/0079; H04L7/0083; H04J; H04J3/00; H04J3/02; H04J3/06
Claims Analysis
Total Claims: 2
Claim 1
Independent Claim
103 words
A frame synchronizing device for a digital transmission system comprising: a comparison circuit for comparing input data with a local framing signal and for providing comparison outputs therefrom, a framing detector operable in response to said comparison outputs to generate a framing status output, delay circuit means connected to said framing detector output for retarding said framing status output, an AND gate circuit arranged to receive the output signals from said framing detector and said delay circuit and providing a control output signal therefrom, and hunting means operable in response to said control output to time-shift said local framing signal for establishing reframing.
Claim 2
Dependent Claim
103 words
A frame synchronizing device for a digital transmission system comprising: a comparison circuit for comparing input data with a local framing signal and for providing comparison outputs therefrom, a framing detector operable in response to said comparison outputs to generate a framing status output, delay circuit means connected to said framing detector output for retarding said framing status output, an AND gate circuit arranged to receive the output signals from said framing detector and said delay circuit and providing a control output signal therefrom, and hunting means operable in response to said control output to time-shift said local framing signal for establishing reframing.
References Cited (Backward Citations)
US3766316A
Cited
US3883729A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1979-08-31 | 1980-03-01 | 1980-08-31 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1983-08-31 | 1984-03-01 | 1984-08-31 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1987-08-31 | 1988-03-01 | 1988-08-31 | $7700.00 | Window Closed / Lapsed |