US3967272A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Digital to analog converter
Assignee: United States Department of the Navy
•
Filing: 1975-04-25
•
Granted: 1976-06-29
•
Expires: 1995-04-25
Abstract
Abstract A digital to analog converter having an n-bit device for converting a 2n- digital word to analog form. The converter converts the first n bits of the digital word and stores the analog value in a first sample and hold circuit. The remaining n bits of the word are subsequently converted to analog form and stored in a second sample and hold circuit. The two stored samples are summed in proportion to predetermined weighting factors to produce the analog equivalent of the 2n-bit digital word.
Inventors
- 👤 Wayne H. Sandford, Jr.
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 22:27
CPC Classifications
H; H03; H03M; H03M1/00; H03M1/66; H03M1/662
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
311 words
A digital to analog converter having a digital data source for producing a series of 2n-bit serial words at a first output and a bit synchronized pulse train at a second output, comprising, in combination: conversion means adapted to receive the data source first output for sequentially converting the 2n-bit serial words into first and second parallel n-bit outputs; an n-bit digital to analog converter operatively connected to receive said conversion means outputs for converting respective ones of said outputs to corresponding analog signals; counting means adapted to receive the data source second output for periodically producing a first output signal during the nth bit interval of each of said 2n-bit words and a second output signal during the 2nth bit interval of each of said 2n-bit words; first sample and hold means operatively connected to receive said converter output signals and said counting means first output signal for sampling said analog signals during the nth bit interval of each of said 2n-bit words and for storing an analog output representative thereof; second sample and hold means operatively connected to receive said converter output signals and said counting means second output signal for sampling said analog signals during the 2nth bit interval of each of said 2n-bit words and for storing an analog output representative thereof; third sample and hold means connected to receive said first sample and hold means output and said counting means second output signal for sampling said first sample and hold means output during the 2nth bit interval of each of said 2n-bit words and for storing an analog output representative thereof; and summing means connected to receive said second and third sample and hold means analog outputs for summing said analog outputs according to a predetermined weighted ratio and for producing an analog output signal indicative of the binary value of each of the serial words.
Claim 2
Dependent Claim
311 words
A digital to analog converter having a digital data source for producing a series of 2n-bit serial words at a first output and a bit synchronized pulse train at a second output, comprising, in combination: conversion means adapted to receive the data source first output for sequentially converting the 2n-bit serial words into first and second parallel n-bit outputs; an n-bit digital to analog converter operatively connected to receive said conversion means outputs for converting respective ones of said outputs to corresponding analog signals; counting means adapted to receive the data source second output for periodically producing a first output signal during the nth bit interval of each of said 2n-bit words and a second output signal during the 2nth bit interval of each of said 2n-bit words; first sample and hold means operatively connected to receive said converter output signals and said counting means first output signal for sampling said analog signals during the nth bit interval of each of said 2n-bit words and for storing an analog output representative thereof; second sample and hold means operatively connected to receive said converter output signals and said counting means second output signal for sampling said analog signals during the 2nth bit interval of each of said 2n-bit words and for storing an analog output representative thereof; third sample and hold means connected to receive said first sample and hold means output and said counting means second output signal for sampling said first sample and hold means output during the 2nth bit interval of each of said 2n-bit words and for storing an analog output representative thereof; and summing means connected to receive said second and third sample and hold means analog outputs for summing said analog outputs according to a predetermined weighted ratio and for producing an analog output signal indicative of the binary value of each of the serial words.
Claim 3
Dependent Claim
40 words
A digital to analog converter according to claim 1 wherein said counting means is a 2n-bit ring counter wherein the first output signal is indicative of the nth count and the second output signal is indicative of the 2nth count.
Claim 4
Dependent Claim
51 words
A digital to analog converter according to claim 2 wherein said conversion means first parallel n bit output is representative of the n least significant bits in the 2n-bit serial word and said second parallel n bit output is representative of the n most significant bits in the 2n-bit serial word.
Claim 5
Dependent Claim
313 words
A digital to analog convertor, comprising in combination: a source of digital data for producing a series of 2n-bit serial words at a first output and a bit synchronized pulse train at a second output; conversion means connected to receive the data source first output for sequentially converting the 2n-bit serial words into first and second parallel n-bit outputs; an n-bit digital to analog converter operatively connected to receive said conversion means outputs for converting respective ones of said outputs to corresponding analog signals; counting means connected to receive the data source second output for periodically producing a first output signal during the nth bit interval of each of said 2n-bit words and a second output signal during the 2nth bit interval of each of said 2n-bit words; first sample and hold means operatively connected to receive said converter output signals and said counting means first output signal for sampling said analog signals during the nth bit interval of each of said 2n-bit words and for storing an analog output representative thereof; second sample and hold means operatively connected to receive said analog converter means output signals and said counting means second output signal for sampling said analog signals during the 2nth bit interval of each of said 2n-bit words and for storing an analog output representative thereof; third sample and hold means connected to receive said first sample and hold means output and said counting means second output signal for sampling said first sample and hold means output during the 2nth bit interval of each of said 2n-bit words and for storing an analog output representative thereof; and summing means connected to receive said second and third sample and hold means analog outputs for summing said analog outputs according to a predetermined weighted ratio and for producing an analog output signal indicative of the binary value of each of the serial words.
Claim 6
Dependent Claim
313 words
A digital to analog convertor, comprising in combination: a source of digital data for producing a series of 2n-bit serial words at a first output and a bit synchronized pulse train at a second output; conversion means connected to receive the data source first output for sequentially converting the 2n-bit serial words into first and second parallel n-bit outputs; an n-bit digital to analog converter operatively connected to receive said conversion means outputs for converting respective ones of said outputs to corresponding analog signals; counting means connected to receive the data source second output for periodically producing a first output signal during the nth bit interval of each of said 2n-bit words and a second output signal during the 2nth bit interval of each of said 2n-bit words; first sample and hold means operatively connected to receive said converter output signals and said counting means first output signal for sampling said analog signals during the nth bit interval of each of said 2n-bit words and for storing an analog output representative thereof; second sample and hold means operatively connected to receive said analog converter means output signals and said counting means second output signal for sampling said analog signals during the 2nth bit interval of each of said 2n-bit words and for storing an analog output representative thereof; third sample and hold means connected to receive said first sample and hold means output and said counting means second output signal for sampling said first sample and hold means output during the 2nth bit interval of each of said 2n-bit words and for storing an analog output representative thereof; and summing means connected to receive said second and third sample and hold means analog outputs for summing said analog outputs according to a predetermined weighted ratio and for producing an analog output signal indicative of the binary value of each of the serial words.
Claim 7
Dependent Claim
40 words
A digital to analog converter according to claim 4, wherein said counting means is a 2n-bit ring counter wherein the first output signal is indicative of the nth count and the second output signal is indicative of the 2nth count.
Claim 8
Dependent Claim
51 words
A digital to analog converter according to claim 5 wherein said conversion means first parallel n bit output is representative of the n least significant bits in the 2n-bit serial word and said second parallel n bit output is representative of the n most significant bits in the 2n-bit serial word.
References Cited (Backward Citations)
US3573803A
Cited
US3754236A
Cited
US3714590A
Cited
US3728717A
Cited
US3823396A
Cited
US3794995A
Cited
US3831167A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1979-06-29 | 1979-12-29 | 1980-06-29 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1983-06-29 | 1983-12-29 | 1984-06-29 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1987-06-29 | 1987-12-29 | 1988-06-29 | $7700.00 | Window Closed / Lapsed |