Patent US3964055A successfully refreshed from Google Patents.
US3964055A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Data processing system employing one of a plurality of identical processors as a controller
Assignee: International Standard Electric Corp
•
Filing: 1973-10-09
•
Granted: 1976-06-15
•
Expires: 1993-10-09
Abstract
Abstract The system employs a plurality of identical processors and a plurality of memory units to which the processors have access. A single chosen processor is allotted to perform specific functions, this processor being selected in advance. At least one other processor is coupled to the system to enable it to provide the same specific functions so that it can be substituted in case the chosen processor becomes disabled. In this way, failure of the chosen processor is prevented from disabling the system.
Inventors
- 👤 Valere Jean Marie Carruet
- 👤 Freddy Josse Melanie Verspecht
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 05:31
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/07; G06F11/16; G06F11/20; G06F11/202; G06F11/2023; G06F11/2035; G06F11/2043; G06F15/00; G06F15/16; G06F15/177; H; H04; H04Q; H04Q3/00; H04Q3/42; H04Q3/54; H04Q3/545; G06F11/2002; G06F11/2007
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
230 words
A data processing control system adaptable to be connected to a plurality of processors which are substantially all alike, a plurality of memory units, which are substantially all alike, a plurality of memory units, a status unit device, a group of said processors being pre-selectable to execute programs stored therein, and first channel means coupled from the status unit device to said pre-selectable processors over which a single one of said pre-selectable processors from said group of pre-selectable processors may be selected as the most suitable one to execute said programs, a switching arrangement coupled to each of said pre-selectable processors by an individual second channel, means coupling each of said processors to a plurality of said memory units via an individual third channel, means coupling each of said pre-selectable processors to all said memory units via an individual first channel and means including a control circuit coupled via a fourth channel with a pre-selected processor to enable a pre-selected processor to calculate for each processor, itself included, the value of a function which is dependent on a plurality of variables which determine the operative or non-operative conditions of the processor and the availability or non-availability to the respective processor of a first channel, a second channel and a third channel, and means coupled to said control circuit to enable pre-selection of another pre-selectable processor as the most suitable one.
Claim 2
Dependent Claim
230 words
A data processing control system adaptable to be connected to a plurality of processors which are substantially all alike, a plurality of memory units, which are substantially all alike, a plurality of memory units, a status unit device, a group of said processors being pre-selectable to execute programs stored therein, and first channel means coupled from the status unit device to said pre-selectable processors over which a single one of said pre-selectable processors from said group of pre-selectable processors may be selected as the most suitable one to execute said programs, a switching arrangement coupled to each of said pre-selectable processors by an individual second channel, means coupling each of said processors to a plurality of said memory units via an individual third channel, means coupling each of said pre-selectable processors to all said memory units via an individual first channel and means including a control circuit coupled via a fourth channel with a pre-selected processor to enable a pre-selected processor to calculate for each processor, itself included, the value of a function which is dependent on a plurality of variables which determine the operative or non-operative conditions of the processor and the availability or non-availability to the respective processor of a first channel, a second channel and a third channel, and means coupled to said control circuit to enable pre-selection of another pre-selectable processor as the most suitable one.
Claim 3
Dependent Claim
34 words
A data processing control system according to claim 1, in which means are provided by which said variables are stored in at least one memory unit which is accessible to all said pre-selectable processors.
Claim 4
Dependent Claim
34 words
A data processing control system according to claim 2, in which means are provided by which said variables are stored in at least two memory units which are accessible to all said pre-selectable processors.
Claim 5
Dependent Claim
36 words
A data processing control system according to claim 1, in which said pre-selected processor executes said function calculation each time the value of at least one of the variables of said function for a processor changes.
Claim 6
Dependent Claim
93 words
A data processing control system according to claim 1, including a plurality of status units each coupled to an associated processor via an individual fourth channel and to each other via a common fifth channel, each associated processor being able to change the record of its status stored in the status unit coupled to it via the fourth channel, a status change being communicated to the associated processor via the associated fourth channel and to each of the other processors via said fifth channel and the fourth channel associated to said other processor.
Claim 7
Dependent Claim
73 words
A data processing control system according to claim 5, including means through which at least one of said memory units is made accessible to all said pre-selectable processors and also stores the status of said processors, and said pre-selected processor upon being informed of a said status change first compares the status stored in said one memory unit and in said status units to derive therefrom the processor which has changed its state.
Claim 8
Dependent Claim
89 words
A data processing control system according to claim 1, in which each of said memory units is provided with fault detection means coupled to each of said processors via said second channels to inform this processor upon the detection of a fault and each of said processors upon being informed of such a fault executes a diagnostic program to detect the location and nature of the fault, the result of this diagnosis being stored in at least one of said memory units to which all said processors have access.
Claim 9
Dependent Claim
97 words
A data processing control system according to claim 1, in which each of said memory units includes a first register storing a modifiable address to access the memory unit by a processor via a said second channel intercoupling this processor and this memory unit, a bistate device being associated to each second channel coupled to the memory unit to indicate whether this channel is used or not used in cooperation with this memory unit, and said memory unit is accessible via a said third channel to modify said first address and the condition of said second channel.
Claim 10
Dependent Claim
29 words
A data processing control system according to claim 8, in which said modifiable address of a memory unit is indicative of the location of contents of this memory unit.
Claim 11
Dependent Claim
39 words
A data processing control system according to claim 1, in which each of said memory units includes a second register storing a fixed address to access the unit by one of said two processors via a said third channel.
Claim 12
Dependent Claim
18 words
A data processing control system according to claim 1, which includes memory units storing the same semi-permanent data.
References Cited (Backward Citations)
US3303474A
Cited
US3252149A
Cited
US3312947A
Cited
US3409877A
Cited
US3503048A
Cited
US3562716A
Cited
US3566358A
Cited
US3665487A
Cited
US3634830A
Cited
US3623014A
Cited
US3654603A
Cited
US3665421A
Cited
US3753234A
Cited
US3768074A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1979-06-15 | 1979-12-15 | 1980-06-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1983-06-15 | 1983-12-15 | 1984-06-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1987-06-15 | 1987-12-15 | 1988-06-15 | $7700.00 | Window Closed / Lapsed |