Patent US3962535A successfully refreshed from Google Patents.
US3962535A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Conditional replenishment video encoder with sample grouping and more efficient line synchronization
Assignee: AT&T Inc
•
Filing: 1975-04-25
•
Granted: 1976-06-08
•
Expires: 1995-04-25
Abstract
Abstract A video sample is selected for transmission only if it differs significantly in amplitude from the sample corresponding to the same spatial point in a previous video frame. An address word which indicates by its value the position of a sample within a video line is transmitted prior to the amplitude of a sample only if the previous sample was not selected for transmission. The amplitudes for selected samples are transmitted in groups preceded by an address word and terminated by a flag word. Frame synchronization is maintained by transmitting a first sync word during the vertical blanking interval. Ordinarily, the first sample in a video line selected for transmission has an address which is lower in value than the address word of the previous sample selected for transmission and, therefore, no line synchronization is necessary. The number of video lines in which no samples are selected for transmission is determined by a counting circuit and this number is transmitted in the form of a sequence of bits following the address word of the first sample selected for transmission in a video line. A second sync word is selected for transmission during the horizontal blanking interval when the counter reaches a predetermined value. To account for those rare instances when the address word of the first selected sample in a video line is higher in value than the address word of the preceding selected sample, a third sync word is transmitted prior to the address word of the first selected sample. In video-telephone systems line synchronization is thus achieved at a cost of slightly more than one bit per video line.
Inventors
- 👤 Barin Geoffry Haskell
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-06 16:23
CPC Classifications
H; H04; H04N; H04N19/00; H04N19/50; H04N19/503; H04N19/507; H04N19/10; H04N19/169; H04N19/182; H04N19/42; H04N19/46; H04N21/00; H04N21/20; H04N21/23; H04N21/242
Claims Analysis
Total Claims: 19
Claim 1
Independent Claim
138 words
In a conditional replenishment video encoder wherein only selected samples are transmitted to a receiving location and each selected sample is located by a corresponding address word which represents by its value the position of the selected sample in a video line, apparatus for maintaining line synchronization comprising means for counting the number of sequential video lines wherein no samples have been selected for transmisison, means for detecting a first sample in a video line to be selected for transmission, means for coupling the address word corresponding to said selected sample to a transmission medium, and means responsive to said detecting means for coupling a bit sequence to said transmission medium in bit positions following said address word, the number of bits in said sequence being determined by a value provided at an output of said counter means.
Claim 2
Dependent Claim
138 words
In a conditional replenishment video encoder wherein only selected samples are transmitted to a receiving location and each selected sample is located by a corresponding address word which represents by its value the position of the selected sample in a video line, apparatus for maintaining line synchronization comprising means for counting the number of sequential video lines wherein no samples have been selected for transmisison, means for detecting a first sample in a video line to be selected for transmission, means for coupling the address word corresponding to said selected sample to a transmission medium, and means responsive to said detecting means for coupling a bit sequence to said transmission medium in bit positions following said address word, the number of bits in said sequence being determined by a value provided at an output of said counter means.
Claim 3
Dependent Claim
70 words
Apparatus as defined in claim 1 wherein the encoder further includes means for detecting that the address word corresponding to said first sample in a video line has a predetermined relationship to the address word corresponding to an immediately preceding transmitted sample, and means for transmitting a special sync word prior to said address word of said first video sample in response to an indication that said predetermined relationship exists.
Claim 4
Dependent Claim
58 words
Apparatus as defined in claim 2 wherein said means for detecting a predetermined relationship includes a register means for storing an address word corresponding to said immediately preceding transmitted sample, and a comparator circuit having one input connected to receive each address word and a second input connected to receive the address word stored in said register means.
Claim 5
Dependent Claim
52 words
Apparatus as defined in claim 3 wherein said means for detecting a predetermined relationship further includes an AND gate having one input connected to receive an output from said comparator circuit and a second input connected to receive an output from said means for detecting a first sample in a video line.
Claim 6
Dependent Claim
59 words
In apparatus as defined in claim 1 wherein the encoder includes means for generating an energizing pulse when a sample is selected for transmission, and the means for detecting a first sample includes a register circuit which is set in response to a line synchronizing pulse and is cleared in response to a delayed version of said energizing pulse.
Claim 7
Dependent Claim
46 words
Apparatus as defined in claim 5 wherein said means for detecting a first sample further includes an AND gate having one input connected to receive an output from said register circuit and a second input connected to receive a second delayed version of said energizing pulse.
Claim 8
Dependent Claim
93 words
Apparatus as defined in claim 6 wherein said means for counting the number of sequential video lines wherein no samples have been selected for transmission includes a counter circuit having an increment and a clear input, means for coupling a frame synchronizing pulse to said clear input, a second AND gate having one input connected to receive an output from said register circuit and a second input connected to receive said line synchronizing pulse, and means for coupling the output of said second AND gate to said increment input of said counter circuit.
Claim 9
Dependent Claim
57 words
Apparatus as defined in claim 7 wherein said counter circuit has a second output for providing a signal when the counter circuit reaches a predetermined level in its count, and said conditional replenishment video encoder further includes means for transmitting a special sync word in response to the signal at said second output of said counter circuit.
Claim 10
Dependent Claim
176 words
A redundancy reduction encoder for use with a video signal having frame intervals and line subintervals comprising means for developing samples of said video signal, means for generating an address word for each of said samples to indicate by it value the position of the corresponding sample within a line subinterval, means for comparing each sample with a previously stored value in order to generate a transmit signal when the compared sample is selected for transmission, means responsive to said transmit signal for coupling to a transmission medium an amplitude word corresponding to said sample preceded by the address word corresponding to said sample, means for storing an address word corresponding to a previously selected sample, means for comparing an address word of a selected sample with the address word stored in said means for storing, and means responsive to said comparison means for transmitting a special sync word in the bit spaces preceding said address word of a selected sample when a predetermined relationship exists between the compared address word and the stored address word.
Claim 11
Dependent Claim
176 words
A redundancy reduction encoder for use with a video signal having frame intervals and line subintervals comprising means for developing samples of said video signal, means for generating an address word for each of said samples to indicate by it value the position of the corresponding sample within a line subinterval, means for comparing each sample with a previously stored value in order to generate a transmit signal when the compared sample is selected for transmission, means responsive to said transmit signal for coupling to a transmission medium an amplitude word corresponding to said sample preceded by the address word corresponding to said sample, means for storing an address word corresponding to a previously selected sample, means for comparing an address word of a selected sample with the address word stored in said means for storing, and means responsive to said comparison means for transmitting a special sync word in the bit spaces preceding said address word of a selected sample when a predetermined relationship exists between the compared address word and the stored address word.
Claim 12
Dependent Claim
71 words
A redundancy reduction encoder as defined in claim 9 wherein said means for transmitting a special sync word includes a means for indicating the selection of a first sample in a line subinterval, and an AND gate having one input coupled to receive an output from said indicating means, a second input connected to receive an output from said comparison means, and a third input connected to receive said transmit signal.
Claim 13
Dependent Claim
62 words
A redundancy reduction encoder as defined in claim 10 wherein said means for indicating the selection of a first sample in a line subinterval includes a register circuit which is set to a predetermined state in response to the termination of either a frame interval or a line subinterval and is cleared in response to a delayed version of said transmit signal.
Claim 14
Dependent Claim
204 words
A redundancy reduction encoder for use with video signals having frame intervals and line subintervals comprising means for developing amplitude samples of said video signals, means for generating an address word for each amplitude sample which indicates by its value the position of its corresponding amplitude sample within the line subinterval, means for comparing each amplitude sample with a previously stored value in order to generate a transmit signal when the compared sample is selected for transmission to a receiving location, means responsive to said transmit signal for coupling a selected amplitude sample and its corresponding address word to a transmission channel, counter means responsive to the termination of each of said line subintervals and to the generation of transmit signals from said comparison means for counting the number of line subintervals in which no samples are selected for transmission, means for indicating the selection of a first amplitude sample in a line subinterval, and means responsive to an output from said indicating means for coupling a bit sequence to said transmission medium in bit spaces following the address word corresponding to said first amplitude sample, the number of bits in said sequence being a function of the value developed by said counter means.
Claim 15
Dependent Claim
204 words
A redundancy reduction encoder for use with video signals having frame intervals and line subintervals comprising means for developing amplitude samples of said video signals, means for generating an address word for each amplitude sample which indicates by its value the position of its corresponding amplitude sample within the line subinterval, means for comparing each amplitude sample with a previously stored value in order to generate a transmit signal when the compared sample is selected for transmission to a receiving location, means responsive to said transmit signal for coupling a selected amplitude sample and its corresponding address word to a transmission channel, counter means responsive to the termination of each of said line subintervals and to the generation of transmit signals from said comparison means for counting the number of line subintervals in which no samples are selected for transmission, means for indicating the selection of a first amplitude sample in a line subinterval, and means responsive to an output from said indicating means for coupling a bit sequence to said transmission medium in bit spaces following the address word corresponding to said first amplitude sample, the number of bits in said sequence being a function of the value developed by said counter means.
Claim 16
Dependent Claim
59 words
A redundancy reduction encoder as defined in claim 12 wherein said means for indicating the selection of a first amplitude sample in a line subinterval includes a register circuit which is set in response to the termination of either a frame interval or a line subinterval and is cleared in response to a delayed version of said transmit signal.
Claim 17
Dependent Claim
52 words
A redundancy reduction encoder as defined in claim 13 wherein said means for coupling a bit sequence to said transmission medium includes an AND gate having one input connected to an output of said means for indicating and a second input connected to receive a second delayed version of said transmit signal.
Claim 18
Dependent Claim
48 words
A redundancy reduction encoder as defined in claim 13 wherein said counter means includes a counter circuit having an output which provides an energizing signal when the counter circuit reaches a predetermined count, and means for coupling said energizing signal to a set input of said register circuit.
Claim 19
Dependent Claim
75 words
A redundancy reduction encoder as defined in claim 15 wherein said counter circuit has an increment input and a clear input, and said counter means further includes an AND gate having one input connected to the output of said register circuit and a second input connected to a line sync pulse which indicates the termination of a line subinterval, and means for coupling a frame sync pulse to the clear input of said counter circuit.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1979-06-08 | 1979-12-08 | 1980-06-08 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1983-06-08 | 1983-12-08 | 1984-06-08 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1987-06-08 | 1987-12-08 | 1988-06-08 | $7700.00 | Window Closed / Lapsed |