Patent US3952258A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3952258A Expired / Lapsed US ⏱️ 0.0 years remaining

Parellel-connection of semiconductor systems with an arrangement for preventing thermal instability

Assignee: US Philips Corp
•
Filing: 1975-04-11
•
Granted: 1976-04-20
•
Expires: 1995-04-11
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The invention describes how semiconductor configurations can be connected in parallel so as to prevent thermal instability. For this purpose each output transistor has the strongest thermal coupling with a driver transistor other than that to which it is electrically coupled, preferably that electrical coupling which is thermally weakest.

Inventors

  • 👤 Walter Henricus Maria Magdala Smulders

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-07 19:18
CPC Classifications
H; H10; H10D; H10D89/00; H10D89/10; H10D89/105; H03; H03F; H03F1/00; H03F1/30; H03F1/302; H03F3/00; H03F3/68

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 95 words
An amplifier arrangement which at least in respect of the d.c. setting consists of a multiplicity of parallel branches, each of which comprises at least a driver and an output transistor, an output of each driver transistor being individually electrically coupled to the input of the output transistor, characterized in that the transistors are geometrically arranged so that each output transistor has the strongest thermal coupling with a driver transistor other than that with which it is electrically coupled, and preferably has the weakest coupling with that driver transistor with which it is electrically coupled.
Claim 2
Dependent Claim 95 words
An amplifier arrangement which at least in respect of the d.c. setting consists of a multiplicity of parallel branches, each of which comprises at least a driver and an output transistor, an output of each driver transistor being individually electrically coupled to the input of the output transistor, characterized in that the transistors are geometrically arranged so that each output transistor has the strongest thermal coupling with a driver transistor other than that with which it is electrically coupled, and preferably has the weakest coupling with that driver transistor with which it is electrically coupled.
Claim 3
Dependent Claim 32 words
An amplifier arrangement as claimed in claim 1, characterized in that the electrical coupling between said driver transistor and its associated output transistor is such that these transistors form a cascode arrangement.
Claim 4
Dependent Claim 29 words
An amplifier arrangement as claimed in claim 1, characterized in that said driver transistor and its associated output transistor are electrically coupled so as to form a Darlington arrangement.
Claim 5
Dependent Claim 21 words
An amplifier arrangement as claimed in claim 1, characterized in that the arrangement takes the form of a monolithic integrated circuit.
Claim 6
Dependent Claim 24 words
An amplifier arrangement as claimed in claim 4, characterized in that the output transistors are cyclically offset relative to the electrically associated driver transistors.

References Cited (Backward Citations)

US3667064A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1979-04-20 1979-10-20 1980-04-20 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1983-04-20 1983-10-20 1984-04-20 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1987-04-20 1987-10-20 1988-04-20 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag