← Back to Patent Explorer
US3944858A Expired / Lapsed US ⏱️ 0.0 years remaining

Arrangement for generating pulse sequences

Assignee: Telefonaktiebolaget LM Ericsson AB
•
Filing: 1974-11-11
•
Granted: 1976-03-16
•
Expires: 1994-11-11
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A pulse code generator generates a number of different pulse sequences within a given frame by comparing the state of a clock driven counter having the same length as the frame and the contents of a fixed memory which contains in sequential locations numbers corresponding to the time position of the pulses within the frame. The memory is addressed by a second counter, which is presettable and is driven by the output pulses from a comparator. By presetting the second counter the position of the first pulse in any sequence is generated.

Inventors

  • 👤 Georg Gustaf Lennart Pettersson

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 07:59
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/78; G; G01; G01S; G01S13/00; G01S13/74; G01S13/76; G01S13/78; G01S13/781; G01S13/784; G06; G06F; G06F1/00; G06F1/04

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 262 words
Apparatus for generating coded combinations of code pulses wherein each coded combination has P possible code pulse positions but only M(i) code pulse positions being occupied by coded pulses while P-M(i) code pulse positions are unoccupied; said apparatus comprising: a clock pulse source; a first pulse counter for counting the clock pulses from said clock pulse source, said first pulse counter including indicating means for giving an indication upon counting P clock pulses; a read-only-memory having ##EQU3## addressable cells subdivided into N sets of cells having consecutive addresses, wherein each set of cells is assigned to one of the coded combinations of code pulses and each cell of the set stores a number related to the position in the coded combination occupied by one of the M(i) pulses; a second pulse counter for counting identity pulses, said second pulse counter including output means for transmitting cell addresses to said read-only-memory in accordance with the instantaneous pulse counts accumulated therein; presetting means for selectively presetting said second pulse counter to store different initial counts; comparator means for comparing a first instantaneous count accumulated in said first pulse counter with the number stored in the addressed cell of said read-only-memory as represented by a second instantaneous count accumulated in said second pulse counter, said comparator means including means for transmitting an identity pulse to said second pulse counter each time a predetermined relationship exists between said first instantaneous count and said number; and a code pulse output means for emitting a code pulse each time an identity pulse is transmitted by said comparator means.
Claim 2
Dependent Claim 262 words
Apparatus for generating coded combinations of code pulses wherein each coded combination has P possible code pulse positions but only M(i) code pulse positions being occupied by coded pulses while P-M(i) code pulse positions are unoccupied; said apparatus comprising: a clock pulse source; a first pulse counter for counting the clock pulses from said clock pulse source, said first pulse counter including indicating means for giving an indication upon counting P clock pulses; a read-only-memory having ##EQU3## addressable cells subdivided into N sets of cells having consecutive addresses, wherein each set of cells is assigned to one of the coded combinations of code pulses and each cell of the set stores a number related to the position in the coded combination occupied by one of the M(i) pulses; a second pulse counter for counting identity pulses, said second pulse counter including output means for transmitting cell addresses to said read-only-memory in accordance with the instantaneous pulse counts accumulated therein; presetting means for selectively presetting said second pulse counter to store different initial counts; comparator means for comparing a first instantaneous count accumulated in said first pulse counter with the number stored in the addressed cell of said read-only-memory as represented by a second instantaneous count accumulated in said second pulse counter, said comparator means including means for transmitting an identity pulse to said second pulse counter each time a predetermined relationship exists between said first instantaneous count and said number; and a code pulse output means for emitting a code pulse each time an identity pulse is transmitted by said comparator means.
Claim 3
Dependent Claim 31 words
The apparatus of claim 1 further comprising means responsive to said indicating means for inhibiting the counting of clock pulses by said first pulse counter and for activating said presetting means.

References Cited (Backward Citations)

US3566280A Cited
US3582795A Cited
US3671873A Cited
US3772600A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1979-03-16 1979-09-15 1980-03-16 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1983-03-16 1983-09-15 1984-03-16 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1987-03-16 1987-09-15 1988-03-16 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag