US3942124A — Pulse synchronizing apparatus and method

Claim 1

Independent Claim 170 words

In a method for synchronizing input pulses to a train of clock pulses utilizing n pairs of flip-flops from first to n-th pair, where n is an integer greater than one, and wherein each flip-flop can assume one of the states of set and reset, the first step of applying said clock pulse signals to each of the n pairs of flip-flops and said input pulse signals to the first pair of flip-flops, one of the two signals of input and clock pulses being delayed to one of the flip-flops of the first pair, the second step of applying the outputs of the first pair of flip-flops to the inputs of the second pair of flip-flops, and the third step of repeating this application of outputs to inputs of the following pair until the inputs of the n-th pair are reached, thereby obtaining momentarily in said flip-flop pairs a pattern of set and reset states representing in quantized form the initial time relationship between said input and clock pulse signals.

Claim 2

Dependent Claim 170 words

In a method for synchronizing input pulses to a train of clock pulses utilizing n pairs of flip-flops from first to n-th pair, where n is an integer greater than one, and wherein each flip-flop can assume one of the states of set and reset, the first step of applying said clock pulse signals to each of the n pairs of flip-flops and said input pulse signals to the first pair of flip-flops, one of the two signals of input and clock pulses being delayed to one of the flip-flops of the first pair, the second step of applying the outputs of the first pair of flip-flops to the inputs of the second pair of flip-flops, and the third step of repeating this application of outputs to inputs of the following pair until the inputs of the n-th pair are reached, thereby obtaining momentarily in said flip-flop pairs a pattern of set and reset states representing in quantized form the initial time relationship between said input and clock pulse signals.

Claim 3

Dependent Claim 43 words

A method as in claim 1 together with the step of utilizing logic gating connected at least to the n-th flip-flop pair to obtain from the flip-flop pairs in synchronism with one of the clock pulses one output pulse for every input pulse.

Claim 4

Dependent Claim 153 words

In an apparatus for synchronizing input pulses an input terminal connected to an input of a first flip-flop, a delay element connected between the input terminal and an input of a second flip-flop, said first and second flip-flops forming a first pair of flip-flops, additional pairs of flip-flops up to an n-th pair consisting of odd and even numbered flip-flops with odd and even numbered inputs receiving signals from outputs of preceding odd and even numbered flip-flops respectively, a clock input terminal receiving a train of clock pulses, said clock terminal being connected to a second input of all said flip-flops, and gating means connected to at least the n-th flip-flop pair serving to generate synchronously with one of said clock pulses exactly one output pulse for every input pulse received as long as the minimum time spacing between input pulses is substantially equal or greater than the spacing between the clock pulses.

Claim 5

Dependent Claim 153 words

In an apparatus for synchronizing input pulses an input terminal connected to an input of a first flip-flop, a delay element connected between the input terminal and an input of a second flip-flop, said first and second flip-flops forming a first pair of flip-flops, additional pairs of flip-flops up to an n-th pair consisting of odd and even numbered flip-flops with odd and even numbered inputs receiving signals from outputs of preceding odd and even numbered flip-flops respectively, a clock input terminal receiving a train of clock pulses, said clock terminal being connected to a second input of all said flip-flops, and gating means connected to at least the n-th flip-flop pair serving to generate synchronously with one of said clock pulses exactly one output pulse for every input pulse received as long as the minimum time spacing between input pulses is substantially equal or greater than the spacing between the clock pulses.

Claim 6

Dependent Claim 44 words

Apparatus as in claim 3 together with additional gating means connected at least to the outputs of the n-th and (n-1)-th flip-flop pairs, said additional gating means serving to control the transmission of logic signals from the (n-1)-th to the n-th even numbered flip-flop.

Claim 7

Dependent Claim 73 words

Apparatus as in claim 4 wherein said additional gating means serves to prevent the transmission of said logic signals in case the following logic condition is true: Q n - 1. Q n -1 ' . Q n . Q n ' = 1, wherein Q n = 1 and Q n ' = 1 mean that the n-th odd numbered flip-flop is set and the n-th even numbered flip-flop is reset respectively.

Claim 8

Dependent Claim 50 words

Apparatus as in claim 5 wherein said additional gating means also serves to prevent the transmission of said logic signal in case the following logic condition is true: Q n -2 ' . Q n -1 . Q n -1 ' . Q n . Q n ' = 1.

Claim 9

Dependent Claim 21 words

Apparatus as in claim 5 wherein said gating means and said additional gating means are implemented with AND and OR gates.

Annuity Stage	Window Opens	Payment Deadline	Surcharge Period Until	Estimated Fee	Status
3.5 Years (Year 4)	1979-03-02	1979-09-01	1980-03-02	$2000.00	Window Closed / Lapsed
7.5 Years (Year 8)	1983-03-02	1983-09-01	1984-03-02	$3760.00	Window Closed / Lapsed
11.5 Years (Year 12)	1987-03-02	1987-09-01	1988-03-02	$7700.00	Window Closed / Lapsed

Pulse synchronizing apparatus and method

Abstract

Inventors

Bibliographic Details

Claims Analysis

References Cited (Backward Citations)

USPTO Annuity & Maintenance Windows

Assigned Categories & Tags

Assign Category Tag