Patent US3939455A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3939455A Expired / Lapsed US ⏱️ 0.0 years remaining

Microprocessor having an interface for connection of external devices

Assignee: Hitachi Ltd
•
Filing: 1974-09-10
•
Granted: 1976-02-17
•
Expires: 1994-09-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A program-controlled microprocessor of the microprogramming type adapted to be incorporated in a system including external circuit devices. The microprocessor is provided with an interface arrangement for connecting the microprocessor to the external circuit device wherein the interface arrangement includes data buses which are an extension of at least a portion of the data buses of the arithmetic section in the microprocessor. The interface arrangement also includes a control bus arrangement adapted to provide outputs relating to the contents in a read-only-memory register for microprogramming and an address bus arrangement which is adapted, when the external circuit device receives a microprocessing instruction through the control bus arrangement, to provide the external circuit device connected thereto with means for designating an address of the next micro-programming instruction to be executed.

Inventors

  • 👤 Koki Toyosawa

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-04 07:39
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/38; G06F13/14; G06F13/20; G06F13/24; G06F9/00; G06F9/06; G06F9/22; G06F9/26; G06F9/262

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 212 words
A program-controlled microprocessor of the microprogramming type for incorporation in a system having at least one external device for operating as a part of said microprocessor, said microprocessor having an arithmetic section including a plurality of data buses, a control section including a read-only-memory register, and interface means connecting said microprocessor to said at least one external device, said interface means comprising data bus means including at least predetermined ones of said plurality of data buses of said arithmetic section of said microprocessor, control bus means connecting said read-only-memory register with said at least one external device and for providing outputs from said read-only-memory register indicative of microprogramming instructions to said at least one external device, and address bus means connecting said control section of said microprocessor with said at least one external device, said address bus means being responsive to an output of said at least one external device for supplying the output to said control section of said microprocessor whereby the output of said at least one external device designates an address of the next microprogramming instruction to be executed, the output of said at least one external device being provided in response to a microprogramming instruction supplied through said control bus means to said at least one external device.
Claim 2
Dependent Claim 212 words
A program-controlled microprocessor of the microprogramming type for incorporation in a system having at least one external device for operating as a part of said microprocessor, said microprocessor having an arithmetic section including a plurality of data buses, a control section including a read-only-memory register, and interface means connecting said microprocessor to said at least one external device, said interface means comprising data bus means including at least predetermined ones of said plurality of data buses of said arithmetic section of said microprocessor, control bus means connecting said read-only-memory register with said at least one external device and for providing outputs from said read-only-memory register indicative of microprogramming instructions to said at least one external device, and address bus means connecting said control section of said microprocessor with said at least one external device, said address bus means being responsive to an output of said at least one external device for supplying the output to said control section of said microprocessor whereby the output of said at least one external device designates an address of the next microprogramming instruction to be executed, the output of said at least one external device being provided in response to a microprogramming instruction supplied through said control bus means to said at least one external device.

References Cited (Backward Citations)

US3274561A Cited
US3325788A Cited
US3421150A Cited
US3681761A Cited
US3673575A Cited
US3725868A Cited
US3704448A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1979-02-16 1979-08-18 1980-02-17 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1983-02-16 1983-08-18 1984-02-17 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1987-02-16 1987-08-18 1988-02-17 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag