US3932816A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Multifrequency drive clock
Assignee: Bull HN Information Systems Inc
•
Filing: 1974-12-13
•
Granted: 1976-01-13
•
Expires: 1994-12-13
Abstract
Abstract Apparatus for selectively producing at a single output terminal one of a plurality of pulse repetition frequencies (PRF) in response to a set of control signals. After decoding the control signals, the apparatus contains networks for delaying and gating affected clock drive pulse repetition frequencies. Apparatus output is a train of pulses whose PRF varies from time to time, but within a relatively narrow spectrum, under control of the decoded control signals. Such output signals are particularly useful for driving logical components in a computer system with highly specialized and sensitive system specifications.
Inventors
- 👤 William W. MacGregor
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 18:55
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/78; G; G06; G06F; G06F1/00; G06F1/04; G06F1/08
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
155 words
Apparatus for selectively generating at a single output terminal one of a plurality of clock drive frequencies in response to a control signal comprising: decoding means responsive to said control signal for generating decoded signals over a plurality of decode output lines; a plurality of clock circuits, each of said clock circuits generating a first and a second clock pulse train, said second clock pulse train being substantially the negation of said first clock pulse train; a plurality of delaying means corresponding to said clock circuits, each of said delaying means responsive to one of said second clock pulse trains and coupled to a respective one of said decode output lines for generating delayed signals; and logical selection means coupled to each of said clock circuits for receiving said first clock pulse trains, said selection means responsive to said delayed signals for selectively passing one of said first clock pulse trains to said output terminal.
Claim 2
Dependent Claim
155 words
Apparatus for selectively generating at a single output terminal one of a plurality of clock drive frequencies in response to a control signal comprising: decoding means responsive to said control signal for generating decoded signals over a plurality of decode output lines; a plurality of clock circuits, each of said clock circuits generating a first and a second clock pulse train, said second clock pulse train being substantially the negation of said first clock pulse train; a plurality of delaying means corresponding to said clock circuits, each of said delaying means responsive to one of said second clock pulse trains and coupled to a respective one of said decode output lines for generating delayed signals; and logical selection means coupled to each of said clock circuits for receiving said first clock pulse trains, said selection means responsive to said delayed signals for selectively passing one of said first clock pulse trains to said output terminal.
Claim 3
Dependent Claim
22 words
Apparatus as claimed in claim 1 wherein said plurality of first clock pulse trains are within a relatively narrow band of frequencies.
Claim 4
Dependent Claim
16 words
Apparatus as recited in claim 1 wherein said delay chain means comprises three serially connected flip-flops.
Claim 5
Dependent Claim
77 words
Apparatus as recited in claim 1 wherein said logical selection means comprises: a plurality of AND-gates, each of said AND-gates coupled to a respective one of said delaying means to receive said delayed signals, each of said AND-gates also coupled to a corresponding one of said clock circuits for receiving a first clock pulse train; and Or-gating means responsive to the output signals of said AND-gate, output signals of said OR-gating means coupled to said output terminal.
Claim 6
Dependent Claim
100 words
Apparatus for generating one of a plurality of clock drive frequencies comprising: a plurality of clock circuits, a plurality of input terminals for receiving mutually exclusive control signals, logical means coupled to said clock circuits and responsive to delayed control signals for selectively passing signals from one of said clock circuits to an apparatus output terminal; and a plurality of delay means each coupled to a respective one of said input terminals and responsive to signals from one of said clock circuits, said delaying means coupled to said logical means for sending said delayed control signals to said logical means.
Claim 7
Dependent Claim
100 words
Apparatus for generating one of a plurality of clock drive frequencies comprising: a plurality of clock circuits, a plurality of input terminals for receiving mutually exclusive control signals, logical means coupled to said clock circuits and responsive to delayed control signals for selectively passing signals from one of said clock circuits to an apparatus output terminal; and a plurality of delay means each coupled to a respective one of said input terminals and responsive to signals from one of said clock circuits, said delaying means coupled to said logical means for sending said delayed control signals to said logical means.
Claim 8
Dependent Claim
18 words
Apparatus as claimed in claim 5 wherein said delay means comprises a plurality of flip-flops interconnected in series.
Claim 9
Dependent Claim
43 words
Apparatus as claimed in claim 6 wherein said clock circuits each generate a first pulse train of a different frequency and a second pulse train which is the inverse of said first pulse train, said frequencies being within a narrow spectrum of frequencies.
Claim 10
Dependent Claim
34 words
Apparatus as claimed in claim 7 wherein clock input terminals of said flip-flops receive signals from said second pulse trains and said logical means receive said first pulse train signals from said clock circuits.
References Cited (Backward Citations)
US3029389A
Cited
US3226648A
Cited
US3290606A
Cited
US3594656A
Cited
US3593158A
Cited
US3764992A
Cited
US3777277A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1979-01-12 | 1979-07-14 | 1980-01-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1983-01-12 | 1983-07-14 | 1984-01-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1987-01-12 | 1987-07-14 | 1988-01-13 | $7700.00 | Window Closed / Lapsed |